
# Lecture 15: Pipelining and Parallelism

John Wickerson

#### Lecture outline

- Compiler-provided parallelism
  - Exploiting pipelining in hardware
  - Pipelining in software
  - The polyhedral model of loops
- Programmer-provided parallelism

**WB** 



IF ID EX MEM WB

IF ID EX MEN

lw t1, 0(t0)

IF

ID

EX

**MEM** 

**WB** 

lw t2, 4(t0)


IF


ID

EX


**MEM** 


**WB** 


























$$(a - b) + c + (d - e)$$









lw to, **lw** t1, b **ub** t0, t0, t dd t0, t0, t1 **lw** t2, e add t0, t0,







$$(a - b) + c + (d - e)$$




$$(a - b) + c + (d - e)$$




$$(a - b) + c + (d - e)$$




- Hard constraints:
  - if I ' uses value calculated by I, then pos(I) < pos(I ')</li>
  - if I ' uses value loaded by I, then pos(I) + 1 < pos(I')</li>
- Soft constraints (heuristics):
  - pick instruction likely to conflict with a future instruction
  - pick instruction with furthest path to final instruction
  - keep instructions in source-code order







**lw** t0, a



lw t0, a
lw t1, b



```
lw t0, a
lw t1, b
lw t3, c
```



```
lw t0, a
lw t1, b
lw t3, c
lw t5, d
```

```
lw t0, a
lw t1, b
lw t3, c
lw t5, d
```

**lw** t6, e

```
sub t2, t0, t1

add t4, t2, t3

add t8, t4, t7
sub t7, t5, t6
```

```
lw t0, a
lw t1, b
lw t3, c
lw t5, d
lw t6, e
sub t2, t0, t1
```

```
lw t0, a
lw t1, b
lw t3, c
lw t5, d
lw t6, e
sub t2, t0, t1
add t4, t2, t3
```

```
lw t0, a
lw t1, b
lw t3, c
lw t5, d
lw t6, e
sub t2, t0, t1
add t4, t2, t3
sub t7, t5, t6
```

```
lw t0, a
lw t1, b
lw t3, c
lw t5, d
lw t6, e
sub t2, t0, t1
add t4, t2, t3
sub t7, t5, t6
add t8, t4, t7
```

#### Compilers

```
lw t0, a
lw t1, b
lw t3, c
lw t5, d
lw t6, e
sub t0, t0, t1
add t1, t0, t3
sub t0, t5, t6
add t0, t1, t0
```

# Static vs. dynamic scheduling

• **Question**. Why not just leave the instruction scheduling problem for the processor to handle at runtime?

#### Lecture outline

- Compiler-provided parallelism
  - Exploiting pipelining in hardware
  - Pipelining in software
  - The polyhedral model of loops
- Programmer-provided parallelism

#### Software pipelining

```
for (i=0; i<100; i++) {
    A[i] = A[i] + 42;
}</pre>
```

```
for (i=0; i<100; i++) {
    r1 = A[i];
    r2 = r1 + 42;
    A[i] = r2;
}</pre>
```

```
for (p=A; p<A+100; p++) {
    r1 = *p;
    r2 = r1 + 42;
    *p = r2;
}</pre>
```

```
for (p=A; p<A+100; p++) {
  r1 = *p;
  r2 = r1 + 42;
                                  , base address of A
  *p = r2;
                  addi t3, t0, 400
               L1:
                  lw t1, 0(t0)
                 addi t2, t1, 42
                                               6 timeslots
                                              per iteration
                 sw t2, 0(t0)
                                           (incl. load delay slot)
                  addi t0, t0, 4
                  bne t0, t3, L1
```

load A[0]

add 42 store A[0]

> load A[1]

add 42

store A[1]

> load A[2]

add 42

load A[0] add 42

store A[0]

load A[1]

add 42 store A[1]

load A[2]

add 42

store A[2]

load A[3] add 42


store A[3]

load

add

store

```
preamble r1 = A[0];
         r2 = r1 + 42;
         r1 = A[1];
         for (i=2; i<100; i++) {
           A[i-2] = r2;
           r2 = r1 + 42;
           r1 = A[i];
        A[98] = r2;
coda
         r2 = r1 + 42;
        A[99] = r2;
```



#### 

1w t1, -4(t0)

#### L1:

sw t2, -8(t0)
addi t2, t1, 42
lw t1, 0(t0)
addi t0, t0, 4
bne t0, t3, L1

# coda sw t2, -8(t0) addi t2, t1, 42 sw t2, -4(t0)



5 timeslots per iteration

### Lecture outline

- Compiler-provided parallelism
  - Exploiting pipelining in hardware
  - Pipelining in software
  - The polyhedral model of loops
- Programmer-provided parallelism

```
for (i=1; i<6; i++)
  for (j=1; j<=7; j++)
    A[i][j] = 42;
```

```
for (i=1; i<6; i++)
  for (j=1; j<=i+2; j++)
   A[i][j] = 42;
```

```
for (i=1; i<6; i++)
  for (j=1; j<=i+2; j++)
    A[i][j] =
      A[i-1][j] +
      A[i][j-1];
```

```
for (m=1; m<12; m++)
  for (n=max(1,m-4); n \le min(m,(m+1)/2+1); n++)
    A[m-n+1][n] =
      A[m-n][n] +
      A[m-n+1][n-1];
                                       i \rightarrow m - n + 1
    m
```

## Lecture outline

- Compiler-provided parallelism
  - Exploiting pipelining in hardware
  - Pipelining in software
  - The polyhedral model of loops
- Programmer-provided parallelism

```
MOV [x], $1

MOV EAX, [y]
```

```
MOV [y], $1

MOV EBX, [x]
```

```
MOV [x], $1
```

MOV EAX, [y]

MOV EBX, [x]

$$EAX = 1$$

$$EBX = 1$$

```
MOV [x], $1

MOV EAX, [y]
```

```
MOV [y], $1

MOV EBX, [x]
```

$$EAX = 1$$
  $EAX = 0$   
 $EBX = 1$   $EBX = 1$ 

MOV [x], \$1

MOV EAX, [y]

MOV [y], \$1

MOV EBX, [x]

```
EAX = 1 EAX = 0 EAX = 1 EBX = 1 EBX = 0
```

```
MOV [x], $1

MOV EAX, [y]
```

$$EAX = 1$$
  $EAX = 0$   $EAX = 1$   $EBX = 1$   $EBX = 0$ 


MOV EAX, [y]

MOV [y], \$1

MOV EBX, [x]

MOV [x], \$1

$$EAX = 1$$
  $EAX = 0$   $EAX = 1$   $EBX = 1$   $EBX = 0$ 




```
atomic_int x = 0; atomic_int y = 0;
atomic_store(&x, 1); atomic_store(&y, 1);
r0 = atomic_load(&y); r1 = atomic_load(&x);
```

```
MOV [x], $1

MOV EAX, [y]
```

$$EAX = 1$$
  $EAX = 0$   $EAX = 1$   $EBX = 1$   $EBX = 0$ 



```
MOV [x], $1

MFENCE

MOV [y], $1


MFENCE

MOV EAX, [y]

MOV EBX, [x]
```

```
EAX = 1 EAX = 0 EAX = 1 EBX = 1 EBX = 0
```

**Key message.** Be aware of what the target architecture guarantees when compiling concurrency.



# Summary

- Compilers can reorder instructions to exploit pipelined CPUs.
- Minimising registers conflicts with maximising reorderability.
- Optimal reorderings are hard to find, so heuristics are used.
- Can apply pipelining ideas to loops in software.
- Can view loops as polyhedra to expose further optimisations.
- Architectures may [appear to] reorder instructions even if your compiler doesn't, so be careful when compiling concurrency.