
Block diagram:



2.

Regular system

State diagram:

State:

S0: initial state

S1: 10s water spray

S2: 20s water spray + brush


S4: 10s brush

Output:

Water spray: 10

Brush: 01

Water spray + brush: 11



Code:


46

end if;

```
5bit counter:
           counter5bit.vhd
                                                    regular.vhd
 🖷 | 🐽 📝 | 🏗 🕮 | 🖪 🗗 🦺 | 🕡 🐷 | 🙋 | 267 📃
      library ieee ;
use ieee . std_logic_1164 . al
use ieee . numeric_std . all ;
 1
     4
      END counter5bit;
 8
 9
     □ARCHITECTURE rtl OF counter5bit IS
     Lsignal cnt : unsigned (4 downto 0) := "00001";
10
11
     ⊟BEGIN
12
13
          process (clk)
     begin
                     (clk'event and clk = '1') then
if (rst='1') then
  cnt <= "00001";</pre>
14
     15
16
     F
17
18
19
20
                          cnt <= cnt + "1";
                      end if
                  end if
      end process;
q <= std_logic_vector ( cnt );</pre>
21
      END rtl;
23
Regular wash:
      library ieee; use ieee.std_logic_1164.all;
 1
  3
     ⊟ENTITY regular IS
          PORT( clk, token_1 : IN STD_LOGIC;|
     water, brush : OUT STD_LOGIC);
     5
  6
7
      END regular;
     □ARCHITECTURE design OF regular IS
     □component counter5bit is
□ port (clk , rst : in std_logic ;
├ q: out std_logic_vector (4 downto 0) );
10
11
12
13
       end component;
       signal start_timer, time_10sec, time_20sec: std_logic;
signal q_out : std_logic_vector (4 downto 0);
14
15
16
17
       -- Declare a state type
type state_type is (Initial, W10s, WB20s, B10s);
18
19
20
21
22
23
24
25
26
27
         Declare current and next state variables
       signal current_state , next_state : state_type := Initial;
       t0 : counter5bit port map ( clk , start_timer , q_out );
       time_10sec <= q_out (3) and q_out (1);
time_20sec <= q_out (4) and q_out (2);
28
29
 30
     iprocess ( clk )
 31
      begin
           if (clk'event and clk='1') then
 32
           current_state <= next_state ;
end if ;</pre>
 33
 34
 35
      end process
 36
       -- Process to determine next state
 37
37
      process ( current_state, time_10sec, time_20sec)
38
39
      begin
40
      case current_state is
41
                when Initial =>
42
                     if (token_1 = '1') then
      43
      十日
                         next_state <= W10s ;</pre>
44
                     else
45
                         next_state <= current_state;</pre>
```

```
47
48
49
50
51
52
53
54
55
56
57
58
59
60
                  when W10s =>
      自上日
                       if (time_10sec = '1') then
                           next_state <= WB20s ;</pre>
                           next_state <= current_state;</pre>
                       end if;
                  when WB20s =>
                       if (time_20sec = '1') then
      自上日
                           next_state <= B10s ;</pre>
                           next_state <= current_state;</pre>
                       end if;
61
62
                  when B10s =>
63
64
65
                       if (time_10sec = '1') then
  next_state <= Initial;</pre>
      66
67
                           next_state <= current_state;</pre>
                       end if;
68
69
70
71
72
       end case ;
end process ;
       -- Conditional assignments for outputs:
water <= '1' when ((current_state = W10s) or (current_state = WB20s)) else '0';
brush <= '1' when ((current_state = B10s) or (current_state = WB20s)) else '0';
73
74
75
76
77
78
        | start_timer <= '1' when (current_state /= next_state) else '0';
       LEND design;
```

Test: 2 times of regular wash



Deluxe + Regular

State diagram:

State:

S0: initial state

S11: 10s water spray

S12: 20s water spray + brush

S13: 10s brush

S21: 10s water spray

S22: 10s soap spray

S23: 10s soap spray + brush

S24: 20s brush

S25: 30s water spray + brush


S26: 10s brush

Output:

Water spray: 010

Brush: 001 Soap: 100

Water spray + brush: 011 Soap spray + brush: 101



Code:

```
deluxe_regular.vhd
                                            ×
                                                                   counter5bit.vhd
📳 | 🐽 📅 | 🏥 🕮 | 🖪 🗗 🖺 | 🛈 🖫 | 💆 | 267 📃
       library ieee; use ieee.std_logic_1164.all;
     ⊟ENTITY Deluxe_Regular IS
           PORT( clk, token_1, token_2 : IN STD_LOGIC; soap, water, brush : OUT STD_LOGIC);
     6
       END Deluxe_Regular;
     □ARCHITECTURE design OF Deluxe_Regular IS
 9
     □component counter5bit is
           port ( clk , rst : in std_logic ;
q: out std_logic_vector (4 downto 0) );
10
     11
12
       end component;
13
       signal start_timer, time_10sec, time_20sec, time_30sec: std_logic;
signal q_out : std_logic_vector (4 downto 0);
14
15
16
17
       -- Declare a state type
     type state_type is (Initial, s11, s12, s13, s21, s22, s23, s24, s25, s26);
18
19
20
```

```
21
        - Declare current and next state variables
22
      signal current_state , next_state : state_type := Initial;
23
24
      BEGIN
25
26
      t0 : counter5bit port map ( clk , start_timer , q_out );
27
      time_10sec <= q_out (3) and q_out (1);
time_20sec <= q_out (4) and q_out (2);
time_30sec <= q_out (4) and q_out (3) and q_out (2) and q_out (1);</pre>
28
29
30
31
    iprocess (clk)
32
33
    begin
         if (clk'event and clk='1') then
35
                 current_state <= next_state ;
         end if;
36
     end process
37
38
      -- Process to determine next state
39
    process ( current_state, time_10sec, time_20sec, time_30sec)
40
41
     begin
42
    case current_state is
43
             when Initial =>
                 if (token_2 = '1') then
44
    next_state <= s21 ;
elsif (token_1 = '1') then</pre>
45
46
    47
                    next_state <= s11 ;</pre>
48
    else
49
                    next_state <= current_state;</pre>
50
                 end if ;
51
52
             when s11 =>
53
                 if (time_10sec = '1') then
    54
                    next_state <= s12 ;</pre>
55
    56
                    next_state <= current_state;</pre>
57
                 end if;
58
59
             when s12 =>
60
                 if (time_20sec = '1') then
    61
                    next_state <= s13 ;</pre>
62
                 else
    63
                    next_state <= current_state;</pre>
64
                 end if ;
65
66
             when s13 =>
                 if (time_10sec = '1') then
67
    68
                    next_state <= Initial ;</pre>
69
    \dot{\Box}
70
                    next_state <= current_state;</pre>
71
                 end if ;
72
73
             when s21 =>
74
                 if (time_10sec = '1') then
    75
                    next_state <= s22 ;</pre>
76
77
    else
                    next_state <= current_state;</pre>
78
                 end if ;
79
80
             when s22 =>
81
                 if (time_10sec = '1') then
    82
                    next_state <= s23 ;</pre>
83
    \dot{\Box}
84
                    next_state <= current_state;</pre>
85
                 end if ;
86
87
             when s23 =>
88
                 if (time_10sec = '1') then
    89
                    next_state <= s24 ;</pre>
90
    91
                    next_state <= current_state;</pre>
92
                 end if;
```

```
93
 94
              when s24 \Rightarrow
 95
                 if (time_20sec = '1') then
     96
                    next_state <= s25 ;</pre>
 97
     \dot{\Box}
 98
                    next_state <= current_state;</pre>
 99
                 end if ;
100
101
              when s25 \Rightarrow
102
     Ė
                 if (time_30sec = '1') then
103
                    next_state <= s26 ;</pre>
104
     Ė
                 else
105
                    next_state <= current_state;</pre>
106
                 end if;
107
              when s26 \Rightarrow
108
109
                 if (time_10sec = '1') then
     \dot{\Box}
110
                    next_state <= Initial ;</pre>
111
     ≐
                 else
112
                    next_state <= current_state;</pre>
113
                 end if ;
114
115
       end case ;
116
       end process :
117
118
       -- Conditional assignments for outputs:
       soap <= '1' when ((current_state = s22) or (current_state = s23)) else '0';</pre>
119
120
121
     bwater <= '1' when ((current_state = s11) or (current_state = s12)</pre>
                           or (current_state = s21) or (current_state = s25)) else '0';
122
123
124
     brush <= '1' when ((current_state = s12) or (current_state = s13)</pre>
                           or (current_state = s23) or (current_state = s24)
125
126
                           or (current_state = s25) or (current_state = s26)) else '0';
127
128
       start_timer <= '1' when (current_state /= next_state) else '0';
129
130
      LEND design ;
```

Test: 1 time of regular wash, then 1 time of deluxe wash:

