
# 1. Majority circuit

#### a) Truce Table:

| А | В | С | F |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |


K-map:



Boolean equation:

$$F = AC + AB + BC$$


# Logic Circuit:



## b) VHDL code:

```
26
27
28
      library ieee;
use ieee.std_logic_1164.all;
29
30
31
32
     ⊟entity A1_Task1 is
        port( A, B, C : in std_logic;
    F : out std_logic );
33
34
      end A1_Task1;
35
36
    □architecture design of A1_Task1 is
37
38
     in component and 2
39
          port ( a1, a2 : in std_logic;
    40
41
                  F_and_2 : out std_logic');
      end component;
42
    43
44
45
46
      end component;
47
48
      signal out1, out2, out3 : std_logic;
49
50
51
      begin
          A1: and_2 port map (A, C, out1);
A2: and_2 port map (A, B, out2);
52
53
          A3: and_2 port map (B, C, out3);
01: or_3 port map (out1, out2, out3, F);
54
      end desian:
```

#### Test Bench:



## 2. Subtractor Circuit


a) Equation of full adders:

 $Sum = x \oplus y \oplus Cin$ 

```
Cout = x*y + Cin*x + Cin*y
For subtractor, use full adders and let:
   y = y'
   Cin = 1
VHDL code:
      library ieee;
 2
      use ieee.std_logic_1164.all;
 3
 4
     ⊟entity adder is
 5
                                 in
                                       std_logic;
         port (X, Y, Cin
 6
                Cout, Sum
                                 out
                                       std_logic);
 7
      end adder;
 8
 9
     □architecture eq of adder is
10
     ⊟begin
11
                <= X xor Y xor Cin;
         Sum
12
                <= (X and Y) or (X and Cin) or (Y and Cin);
         Cout
13
      end eq;
14
15
```

```
library ieee;
use ieee.std_logic_1164.all;
16
17
18
19
    ⊟entity Subtractor_1 is
20
        port (X, Y, Cin
                                in
                                       std_loaic:
    21
                Cout, Sum
                                out
                                       std_logic);
22
     end Subtractor_1;
23
24
25
26
27
    □architecture sub of Subtractor_1 is
    component adder
            port (X, Y, Cin
Cout, Sum
                                          std_logic;
                                    in
    : out
                                          std_logic);
28
         end component;
29
     begin
30
         sub1 : adder port map (X, not Y, '1', Cout, Sum);
31
      end sub;
32
```

#### b) Test bench:




#### c) 4-bit subtractor:

VHDL code:


```
library ieee;|
use ieee.std_logic_1164.all;
33
34
35
      ⊟entity Subtractor is
36
                                               std_logic_vector (3 downto 0);
std_logic;
std_logic;
std_logic_vector (3 downto 0));
             port (X, Y
37
      in
38
                       Cin
                                      in
39
                       Cout
                                     out
40
                       Sum
                                     out
        end Subtractor;
41
42
      □architecture sub4 of Subtractor is
43
44
      component adder
45
      port (X, Y, Cin
                                                    in
                                                              std_logic
46
                           Cout, Sum
                                                    out
                                                              std_logic);
47
             end component;
48
49
             signal c : std_logic_vector (3 downto 1);
50
        begin
             sub1 : adder port map (X(0), not Y(0), '1', c(1), Sum(0));
sub2 : adder port map (X(1), not Y(1), c(1), c(2), Sum(1));
sub3 : adder port map (X(2), not Y(2), c(2), c(3), Sum(2));
sub4 : adder port map (X(3), not Y(3), c(3), Cout, Sum(3));
51
52
53
54
55
        end sub4:
```

#### d)test bench:



#### 3. 16x1 mux

## a) Block diagram



### b) VHDL code:

```
library ieee;
 2
      use ieee.std_logic_1164.all;
    ⊟entity and_2 is

⊟ port (a1, a2 : in std_logic;
 4
 5
                 F_and_2 : out std_logic );
 6
7
     end and_2;
 8
 9
    □architecture design_and_2 of and_2 is
10
    ⊟begin
      F_and_2 <= a1 and a2;
end design_and_2;
11
12
13
      library ieee;
use ieee.std_logic_1164.all;
14
15
16
17
    ⊟entity and_4 is
       port ( a1, a2, a3, a4
F_and_4
18
                                     : in std_logic;
    19
                                      : out std_logic();
     end and_4;
20
21
22
23
    □architecture design_and_4 of and_4 is
    ⊟begin
24
         F_and_4 <= a1 and a2 and a3 and a4;
      end design_and_4;
25
```

```
26
27
      library ieee;
      use ieee.std_logic_1164.all;
28
29
30
     ⊟entity or_2 is
        31
32
33
     end or_2;
34
35
     □architecture design_or_2 of or_2 is
36
37
        F_{or_2} <= 01 \text{ or } 02;
38
     end design_or_2;
39
40
      library ieee;
      use ieee.std_logic_1164.all;
41
42
43
     ⊟entity or_8 is
44
     □ port ( o1, o2, o3, o4, o5, o6, o7, o8 : in std_logic;
45
                                                      : out std_logic );
                 F_or_8
46
     end or_8;
47
48
     □architecture design_or_8 of or_8 is
49
50
         F_or_8 <= o1 or o2 or o3 or o4 or o5 or o6 or o7 or o8;
51
      end design_or_8;
52
53
      library ieee;
      use ieee.std_logic_1164.all;
54
55
56
     ⊟entity inv is
                    : in
57
     □ port (i1
                               std_logic;
                F_inv : out std_logic');
58
59
     end inv;
60
   □architecture design_inv of inv is
   ⊟begin
| F_inv <= not i1;
    end design_inv;
65
   library ieee;
use ieee.std_logic_1164.all;|
66
67
68
☐ port (a1, a2, a3, a4 : in std_logic;

├ F_and_4 : out std_logic);
78
79
80
    end component;
81
82
   83
84
85
    end component;
86
87
   inv is incomponent inv is
                   in std_logic;
out std_logic);
   □ port (i1
88
            F_inv:
    end component;
92
    signal s0_bar, s1_bar, s2_bar, out1, out2, out3, out4, out5, out6, out7, out8 : std_logic;
93
94
    beain
    inv0: inv port map (s0, s0_bar);
inv1: inv port map (s1, s1_bar);
inv2: inv port map (s2, s2_bar);
95
96
98
```

```
and 4 port map (d0, s0_bar, s1_bar, s2_bar, out1);
                                and_4 port map (d1, s0_bar, s1_bar, s2_bar, out2);
and_4 port map (d2, s0_bar, s1, s2_bar, out3);
and_4 port map (d3, s0_bar, s1, s2_bar, out4);
and_4 port map (d4, s0, s1_bar, s2_bar, out5);
 100
                 A2:
                 A3:
 101
102
                 A4:
103
                 A5:
                                and_4 port map (d5, s0, s1_bar, s2, out6);
and_4 port map (d6, s0, s1, s2_bar, out7);
and_4 port map (d7, s0, s1, s2, out8);
104
                 A6:
 105
                 A7:
106
                 A8:
107
108
                 01:
                                or_8 port map (out1, out2, out3, out4, out5, out6, out7, out8, F_mux8);
 109
                 end design_mux8;
110
 111
                 library ieee;
use ieee.std_logic_1164.all;
112
 113
114
115
              ⊟entity mux2 is
                                                                             std_logic;
std_logic;
std_logic );
 116
                        port(sel
                                                              in
              a, b
 117
                                                              in
                                        F_mux2:
 118
                                                             out
 119
                 end mux2;
120
 121
              □architecture design_mux2 of mux2 is
122
123
              in incomponent and is incomponent and incompo
124
125
                        port ( a1, a2 : in std_logic;
                                          F_and_2 : out std_logic );
126
                 end component;
127
128
              ⊟component or_2 is
 129
                                                                       : in std_logic;
              □ port ( o1, o2
130
                                                                     : out std_logic');
                                          F_or_2
131
                 end component;
132
             □component inv is □ port (i1 : :
133
134
                                                              in
                                                                              std_logic;
135
                                       F_inv :
                                                              out
                                                                              std_logic );
136
                 end component;
137
138
                 signal sel_bar, out1, out2 : std_logic;
139
140
                 begin
141
142
                 inv0: inv port map (sel, sel_bar);
143
144
                 A1:
                                 and_2 port map (a, sel_bar, out1);
                                 and_2 port map (b, sel, out2);
145
                 A2:
146
147
                 01:
                                 or_2 port map (out1, out2, F_mux2);
148
149
                 end design_mux2;
150
                 library ieee;
151
                 use ieee.std_logic_1164.all;
152
153
154
              ⊟entity mux16 is
155
                        port (s0, s1, s2, s3
d0, d1, d2, d3, d4, d5, d6, d7
                                                                                                                                                      in std_logic;
                                                                                                                                               : in std_logic;
156
                                         d8, d9, d10, d11, d12, d13, d14, d15
157
                                                                                                                                                     in std_logic;
158
                                         F_mux16
                                                                                                                                                      out std_logic );
159
                end mux16;
160
161
              □architecture design_mux16 of mux16 is
162
163
              ⊟component mux8 is
                                                                                                                                  in std_logic;
in std_logic;
out std_logic );
                        port (s0, s1, s2
164
              d0, d1, d2, d3, d4, d5, d6, d7
165
166
                                        F_mux8
                 end component;
167
168
              in incomponent mux2 is
169
                                                                               std_logic;
std_logic;
170
                        port(sel
                                                                in
              171
                                                                in
172
                                        F_mux2:
                                                               out
                                                                               std_logic );
173
                 end component;
174
```

```
signal F1, F2 : std_logic;
175
176
177
         begin
178
179
        mux8_1
mux8_2
                     : mux8 port map (s1, s2, s3, d0, d1, d2, d3, d4, d5, d6, d7, F1);
: mux8 port map (s1, s2, s3, d8, d9, d10, d11, d12, d13, d14, d15, F2);
180
                   : mux2 port map (s0, F1, F2, F_mux16);
181
         mux2_1
182
183
         end design_mux16;
184
185
186
```

### c) Test bench

