
1. Timer

This timer can produce pulses every 2 cycles, and has a high asynchronous reset.

```
Code:
                            RTMD_Controller_test.vhd 🗵
         timer.vhd
    🐽 🗗 ፰ 🤩 🖪 🗗 🗗 🕦 🐷 🔀 🔯
     □--student name: ZHIJIE LAN
      --student number: 201990309
  3
      --timer module
  4
      library ieee ;
      use ieee . std_logic_1164 . all ;
    □ENTITY timer IS
 9
         PORT ( Clk , Reset : in std_logic ;
                Pulse: out std_logic);
10
      END timer;
11
12
    □ARCHITECTURE design_timer OF timer IS


Lsignal pul : std_logic := '0';
13
    ⊟begin
15
          process (Clk)
16
    17
          begin
18
             if Reset = '1' then
  Pul <= '0';</pre>
19
    Ė
20
             elsif (clk'event and clk = '0') then
21
22
                pul <= not pul;</pre>
23
             end if:
24
          end process;
25
      pulse <= pul;</pre>
26
     LEND design_timer;
27
```





2. RTMD_Controller

ASM diagram



Code:


```
⊟--student name: ZHIJIE LAN
|--student number: 201990309
       --RTMD_Controller module
 3
 4
       library ieee;
use ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
     □ENTITY RTMD_Controller IS
□ PORT( Trigger, Reset, Clock : IN STD_LOGIC;
10
                   Temp, DetNo, MaxRate, MaxTemp: STD_LOGIC_VECTOR (7 DOWNTO 0);
RstAlarm, TxBusy: IN STD_LOGIC;
TxWrite, Alarm: OUT STD_LOGIC;
TxData: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
11
12
13
14
15
16
      END RTMD_Controller;
17
     □ARCHITECTURE design_RTMD OF RTMD_Controller IS
18
19
        -- Declare temperature rate
20
21
       shared variable TempRate: integer :=0;
       -- Declare a state type type state_type is (Initial, Normal_1, Normal_2, Alarm_1, Alarm_2);
22
          Declare current and next state signals .
       signal next_state, current_state: state_type := Initial;
25
26
27
     ⊟BEGIN
           Process to next state
28
     process (Clock, Trigger, RstAlarm)
29
30
           begin
                if Reset = '1' then -- high asynchronous reset
31
                   Current_state <= Initial;
32
33
               elsif (Clock'event and Clock='1') then
                       current_state <= next_state ;
               end if;
34
35
           end process;
36
```

```
-- record temp per second (every 32768 cycle) to determine Temp rate
 39
           process (Clock)
     40
           variable cy, currentTemp, lastTemp : integer := 0;
 41
           begin
 42
              if (Clock'event and Clock='1') then
     43
44
                     cy := cy + 1;
 45
                     if (cy = 32768) then -- record temp every 32768 cycle
     F
 46
 47
48
                             lastTemp := currentTemp;
                            currentTemp := to_integer(unsigned(Temp));
 49
50
51
52
53
54
55
56
57
58
59
60
                            TempRate := currentTemp - lastTemp;
                            cy:=0;
                     end if;
              end if:
           end process;
       -- determine the next state
     bprocess ( current_state, Trigger, RstAlarm)
      begin
           case current_state is
     when Initial =>
 61
                  if (Trigger = '1') then
     62
     if (to_integer(unsigned(Temp)) <= to_integer(unsigned(MaxTemp))</pre>
 63
64
                         and TempRate <= to_integer(unsigned(MaxRate))) then
-- both temp and rate are within limits</pre>
     next_state <= Normal_1:</pre>
 65
 66
                     else -- beyond limits
     67
                         next_state <= Alarm_1;</pre>
 68
                     end if
                  end if;
else -- if no pulse, stay Initial
 69
70
     next_state <= Initial;</pre>
 71
72
                  end if;
 73
               -- When normal directly go to the next state
 74
               when Normal_1 =>
 75
                       next_state <= Normal_2;</pre>
 76
               when Normal_2 =>
 77
78
                       next_state <= Initial;</pre>
 79
               -- loop in alarm_1 and alarm_2, until RstAlarm
               when Alarm_1 =>
 80
 81
                       if (RstAlarm = '1') then
 82
                           next_state <= Initial ;</pre>
 83
      84
                          next_state <= Alarm_2;</pre>
                       end it;
 85
 86
               when Alarm_2 =>
 87
                   if (RstAlarm = '1') then
      88
                       next_state <= Initial ;</pre>
 89
      \dot{\Box}
 90
                       next_state <= Alarm_1 ;</pre>
 91
                   end if ;
           end case ;
 92
 93
94
       end process ;
 95
      |-- Conditional assignments for outputs:

□TxWrite <= '0' when ((TxBusy = '1')
 96
 97
                              or (Current_state = Initial) ) else '1';
 98
 99
      ⊟Alarm <= '1' when (( current_state = Alarm_1 )
100
                              or ( current_state = Alarm_2 ) ) else '0';
101
                              -- In Alarm_1 and Normal_1, send detect No. -- In Normal_2, send temperature
102
      103
     ☐TxData <= DetNo when (( current_state = Alarm_1 )

or ( current_state = Normal_1 ) ) else

Temp when ( current_state = Normal_2 ) else
104
105
106
                     "11110000" when (current_state = Alarm_2) else
107
                    "00000000":-- In Alarm_2, send F0 which is 11110000
108
109
110
      LEND design_RTMD ;
```



3. TxSystemRTL

As the code provided by professor.

4. Complete RTMD system

Code:

```
1
          RTMD_system.vhd
                                 RTMD_Controller.vhd
                                                                   × •••
🖷 | 🐽 📝 | 🏥 🖆 | 🖪 🗗 🐿 | 🛈 🖫 | 💆 | 🎆 📃
     □--student name: ZHIJIE LAN
      --student number: 201990309
--RTMD_Controller module
 3
 4
 5
      library ieee;
use ieee.std_logic_1164.all;
 6
 8
     ⊟entity RTMD_system is
          9
10
11
12
      end RTMD_system;
13
14
15
     □ARCHITECTURE design_system OF RTMD_system is
16
    □component timer is -- timer module
□ PORT (Clk , Reset : in std_logic ;
□ Pulse: out std_logic);
17
18
19
20
21
22
23
      end component;
     ⊟component RTMD_Controller is -- controller module

□ PORT( Trigger, Reset, Clock : IN STD_LOGIC;
24
25
26
27
                 Temp, DetNo, MaxRate, MaxTemp: STD_LOGIC_VECTOR (7 DOWNTO 0);
RstAlarm, TxBusy: IN STD_LOGIC;
TxWrite, Alarm: OUT STD_LOGIC;
TxData: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
28
29
      end component;
30
     □component TxSystemRTL is -- TxSystemRTL module
31
          PORT( clock, reset,odd_noteven, write_1 : IN STD_LOGIC;
32
                  Datain : IN std_logic_vector (7 downto 0);
                  busy, TxData: OUT STD_LOGIC
33
34
                  );
35
      end component;
36
37
       -- internal signal, prodeced by each module
       signal Pulse_Sig, Busy_sig, Write_sig : std_logic;
signal Data_sig : std_logic_vector(7 downto 0);
38
39
40
41
       begin
42
43
44
       TO: timer port map (CLK, RST, Pulse_sig);
45
     □CO: RTMD_Controller port map (Pulse_sig, RST, CLK,
46
                                             Temp, DetNo, MaxRaté, MaxTemp,
ResetAlarm, Busy_sig,
47
48
49
                                              Write_sig, Alarm,
50
                                              Data_sig);
51
52
53
     □RO: TxSystemRTL port map (CLK, RST, V5, Write_sig,
                                          Data_sig, Busy_sig, TxData);
54
      end design_system;
```