
Task 1 Block diagram

50





```
Task 2
VHDL code
      library ieee;
 1
      use ieee.std_logic_1164.all;
 3
 4
    ⊟entity encoder_8_3 is
         port (encoder_in:
                               in
                                      std_logic_vector(7 downto 0);
    6
7
                                     std_logic_vector(2 downto 0));
                               out
               encoder_out:
     end encoder_8_3;
 8
    □architecture design_encoder_8_3 of encoder_8_3 is
10
    ⊟begin
11
```

```
encoder_out <= "000" when encoder_in(7) = '1' else
12
                              "111" when encoder_in(6) = '1'
"110" when encoder_in(5) = '1'
"101" when encoder_in(4) = '1'
13
14
15
16
                                                                 else
                                                                 else
                                                                 else
                              "100" when encoder_in(\frac{3}{3}) = '1'
                                                                 else
                              "011" when encoder_in(2) = '1'
"010" when encoder_in(1) = '1'
17
18
                                                                 else
                              "001" when encoder_in(0) =
19
20
21
22
23
24
25
26
                              "000";
      end design_encoder_8_3;
      library ieee;
use ieee.std_logic_1164.all;
27
28
29
    ⊟entity decoder_4_7 is
                                        std_logic_vector(3 downto 0)
         port (decoder_in:
                                 in
                decoder_out:
                                        std_logic_vector(6 downto 0));
                                 out
30
     end decoder_4_7;
31
32
     □architecture design_decoder_4_7 of decoder_4_7 is
33
     ⊟begin
34
      with decoder_in select
35
                               "1111110" when "0000"
           decoder_out <=
                               "0110000" when "0001".
36
                               "1101101" when "0010",
37
                               "1111001"
                                           when "0011"
38
                                           when "0100".
                               "0110011"
39
                               "1011011"
40
                                            when "0101"
                                           when "0110".
                               "1011111"
41
                               "1110000" when "0111"
42
                               "1111111" when "1000",
43
                               "1111011" when "1001",
44
                               "0000000" when others;
45
46
       end design_decoder_4_7;
47
48
       library ieee;
49
       use ieee.std_logic_1164.all;
```

```
50
51
52
53
54
55
56
57
58
59
     ⊟entity ward_switch_7 is
                                      std_logic_vector(7 downto 0);
std_logic_vector(6 downto 0);
           port( input:
     output:
                             out
                   signal_3: out std_logic_vector(2 downto 0));
       end ward_switch_7;
     □architecture design_ward of ward_switch_7 is
     in incomponent encoder_8_3 is
                                             std_logic_vector(7 downto 0);
std_logic_vector(2 downto 0));
           port (encoder_in:
60
                                      in
     encoder_out:
61
                                      out
       end component;
62
63
64
65
     □component decoder_4_7 is
           port (decoder_in:
                                              std_logic_vector(3 downto 0);
                                      in
66
                                              std_logic_vector(6 downto 0));
                   decoder_out:
                                      out
67
       end component;
68
69
70
71
72
73
74
75
       signal encoder_3 : std_logic_vector(2 downto 0);
       encoder: encoder_8_3 port map (input, encoder_3);
decoder: decoder_4_7 port map ('0' & encoder_3, output);
      signal_3 <= encoder_3;
76
       end design_ward;
```


Task 3 Test






As shown, "input" is an 8-bit signal that shows which wards have alerted. The most left bit represents ward number 1. "signal" is a 3-bit signal produced by 8-3 encoder. It shows the priority number of wards.

"output" is a 7-bit signal which can be sent to 7-segment display to show the corresponding number.



More test result.

Task 4 diagram



Code

```
library ieee;
2
3
4
5
6
7
8
9
       use ieee.std_logic_1164.all;
     ⊟entity encoder_16_4 is
                                                  std_logic_vector(15 downto 0);
     port (encoder_in:
                                          in
                    encoder_out:
                                                  std_logic_vector(3 downto 0));
                                         out
       end encoder_16_4;
     □architecture design_encoder_16_4 of encoder_16_4 is
     ⊟begin
11
               encoder_out <= "0000" when encoder_in(15) = '1' else
"1111" when encoder_in(14) = '1' else
"1110" when encoder_in(13) = '1' else
"1101" when encoder_in(12) = '1' else
"1100" when encoder_in(11) = '1' else
"1011" when encoder_in(10) = '1' else
"1010" when encoder_in(0) = '1' else
12
13
14
15
16
17
                                     "1010" when encoder_in(9) =
18
                                                                                   else
                                     "1001" when encoder_in(8) =
19
                                                                                  else
                                     "1000" when encoder_in(7) =
20
                                                                                  else
                                     "0111"
                                               when encoder_in(\hat{6}) = '1
21
                                                                                  else
22
                                     "0110" when encoder_in(5) =
                                                                                   else
23
                                     "0101" when encoder_in(4) =
                                                                                   else
24
                                     "0100" when encoder_in(\frac{3}{3}) =
                                                                                   else
                                     "0011" when encoder_in(2) =
25
                                                                                   else
                                     "0010" when encoder_in(1) = '1'
26
                                                                                   else
                                     "00001" when encoder_in(0) = '1' else "0000";
27
28
29
       end design_encoder_16_4;
30
```

```
library ieee;
use ieee.std_logic_1164.all;
33
34
35
    ⊟entity decoder_4_14 is
36
37
38
                                    std_logic_vector(3 downto 0);
        port (decoder_in:
                              in
    decoder_out:
                              out
                                    std_logic_vector(13 downto 0));
     end decoder_4_14;
39
40
    □architecture design_decoder_4_14 of decoder_4_14 is
41
42
     with decoder_in select
        43
44
                        "11111101101101" when "0010",
45
                        "11111101111001" when "0011",
46
                        "11111100110011" when "0100",
47
                        "11111101011011" when "0101",
48
                        "111111010111111" when "0110",
49
                        "11111101110000" when "0111".
50
                        "11111101111111" when "1000".
51
52
                        "111111011111011" when "1001",
53
54
55
56
57
58
                        "011000011111110" when "1010"
                        "01100000110000" when "1011".
                        "01100001101101" when "1100".
                        "01100001111001" when "1101",
                        "01100000110011" when "1110",
                        "01100001011011" when "1111",
59
60
                        "00000000000000" when others;
61
     end design_decoder_4_14;
62
      library ieee;
use ieee.std_logic_1164.all;
64
65
66
67
     ⊟entity ward_switch_15 is
68
         port( input:
                                std_logic_vector(15 downto 0);
     in
69
                                std_logic_vector(13 downto 0);
                        out
                signal_4: out
                                std_logic_vector(3 downto 0));
70
71
      end ward_switch_15;
72
73
    □architecture design_ward of ward_switch_15 is
74
75
    in incomponent encoder_16_4 is
76
         port (encoder_in:
                                      std_logic_vector(15 downto 0);
                                in
77
                encoder_out:
                                out
                                      std_logic_vector(3 downto 0));
78
      end component;
79
80
     icomponent decoder_4_14 is
81
         port (decoder_in:
                                      std_logic_vector(3 downto 0);
                                in
     decoder_out:
82
                                      std_logic_vector(13 downto 0));
                                out
83
      end component:
84
      signal encoder_4 : std_logic_vector(3 downto 0);
85
86
87
      begin
88
      encoder: encoder_16_4 port map (input, encoder_4);
89
      decoder: decoder_4_14 port map (encoder_4, output);
90
91
      signal_4 <= encoder_4;
92
      end design_ward;
93
```

Test

	Mana	Value at	0 ps	80.0 ns	160 _: 0 ns	240 _i 0 ns	320 <mark>.</mark> 0 ns	400 _. 0 ns	480 _. 0 ns
	Name 0 ps		0 ps		Д	Л	Ĺ	l л	
<u> </u>	□ input	В 000000	0000000	000000000	0000000000000111	0000000000001110	00000000000	10101 X 001000	0000011100
*	▷ signal	B 0000		0000	0011 □>3	0100 □ 4	0101⊏	>5 X	1110¢> 14
*	output	В 111111	111111	01111110	11111101111001	11111100110011	111111101011	1011 🗶 01100	000110011
					display 03	display 04	display 0	5 d	lisplay 14

As shown, "input" is an 16-bit signal that shows which wards have alerted. The most left bit represents ward number 1.

[&]quot;output" is a 14-bit signal which can be separate to two 7-bits parts and be sent to two 7-segment displays to show the corresponding number.

560 ₋ 0 ns	640 _, 0 ns	720 _; 0 ns	800 _, 0 ns	880 _, 0 ns	960 _i 0 ns	
X 010000000100011	0000100000101010	0000000101	10001 X 000100	0000111000	000000000000000000000000000000000000000	
1111	1100	1000	X 000100	1101	0001	
X 01100001011011	01100001101101	1111110111	1111 X 01100	001111001	11111100110000	

[&]quot;signal" is a 4-bit signal produced by 16-4 encoder. It shows the priority number of wards.