

1. Timer


This timer can produce pulses every 2 cycles, and has a high asynchronous reset.

Code:

```
timer.vhd
RTMD_Controller_test.vhd


1  --student name: ZHIJIE LAN
2  --student number: 201990309
3  --timer module
4
5  library ieee ;
6  use ieee . std_logic_1164 . all ;
7
8  ENTITY timer IS
9  PORT ( Clk , Reset : in std_logic ;
10        Pulse: out std_logic);
11  END timer;
12
13  ARCHITECTURE design_timer OF timer IS
14  signal pul : std_logic := '0';
15  begin
16  process(Clk)
17  begin
18
19      if Reset = '1' then
20          Pul <= '0';
21      elsif (clk'event and clk = '0') then
22          pul <= not pul;
23      end if;
24  end process;
25  pulse <= pul;
26  END design_timer;
27
```

Test:



2. RTMD_Controller

ASM diagram



Code:

```

1  --student name: ZHIJIE LAN
2  --student number: 201990309
3  --RTMD_Controller module
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7  USE ieee.numeric_std.all;
8
9  ENTITY RTMD_Controller IS
10  PORT( Trigger, Reset, Clock : IN STD_LOGIC;
11         Temp, DetNo, MaxRate, MaxTemp : STD_LOGIC_VECTOR (7 DOWNTO 0);
12         RstAlarm, TxBusy :IN STD_LOGIC;
13         TxWrite, Alarm : OUT STD_LOGIC;
14         TxData : OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
15  END RTMD_Controller;
16
17  ARCHITECTURE design_RTMD OF RTMD_Controller IS
18  |
19  -- Declare temperature rate
20  shared variable TempRate: integer :=0;
21  -- Declare a state type
22  type state_type is (Initial, Normal_1, Normal_2, Alarm_1, Alarm_2);
23  -- Declare current and next state signals
24  signal next_state, current_state: state_type := Initial ;
25  |
26  BEGIN
27  -- Process to next state
28  process ( Clock, Trigger, RstAlarm)
29  begin
30  if Reset = '1' then -- high asynchronous reset
31  current_state <= Initial;
32  elsif (Clock'event and Clock='1') then
33  current_state <= next_state ;
34  end if ;
35  end process ;
36


```

```

37
38 -- record temp per second (every 32768 cycle) to determine Temp rate
39 process ( Clock)
40 variable cy, currentTemp, lastTemp : integer := 0;
41 begin
42 if (Clock'event and Clock='1') then
43     cy := cy + 1;
44
45     if (cy = 32768) then -- record temp every 32768 cycle
46
47         lastTemp := currentTemp;
48         currentTemp := to_integer(unsigned(Temp));
49         TempRate := currentTemp - lastTemp;
50         cy:=0;
51
52     end if;
53 end if;
54 end process ;
55
56 -- determine the next state
57 process ( current_state, Trigger, RstAlarm)
58 begin
59 case current_state is
60 when Initial =>
61     if (Trigger = '1') then
62         if (to_integer(unsigned(Temp)) <= to_integer(unsigned(MaxTemp))
63             and TempRate <= to_integer(unsigned(MaxRate))) then
64             -- both temp and rate are within limits
65             next_state <= Normal_1;
66         else -- beyond limits
67             next_state <= Alarm_1;
68         end if;
69     else -- if no pulse, stay Initial
70         next_state <= Initial;
71     end if ;
72
73 -- When normal directly go to the next state
74 when Normal_1 =>
75     next_state <= Normal_2;
76 when Normal_2 =>
77     next_state <= Initial;
78
79 -- loop in alarm_1 and alarm_2, until RstAlarm
80 when Alarm_1 =>
81     if (RstAlarm = '1') then
82         next_state <= Initial ;
83     else
84         next_state <= Alarm_2;
85     end if;
86 when Alarm_2 =>
87     if (RstAlarm = '1') then
88         next_state <= Initial ;
89     else
90         next_state <= Alarm_1 ;
91     end if ;
92 end case ;
93 end process ;
94
95 -- Conditional assignments for outputs:
96 TxWrite <= '0' when ((TxBusy = '1')
97     or (Current_state = Initial) ) else '1';
98
99 Alarm <= '1' when (( current_state = Alarm_1 )
100     or ( current_state = Alarm_2 ) ) else '0';
101
102 -- In Alarm_1 and Normal_1, send detect No.
103 -- In Normal_2, send temperature
104 TxData <= DetNo when (( current_state = Alarm_1 )
105     or ( current_state = Normal_1 ) ) else
106     Temp when ( current_state = Normal_2 ) else
107     "11110000" when (current_state = Alarm_2) else
108     "00000000"; -- In Alarm_2, send F0 which is 11110000
109
110 END design_RTMD ;

```

0 ps | 0 ps



3. TxSystemRTL

As the code provided by professor.

4. Complete RTMD system

Code:

```

RTMD_system.vhd
RTMD_Controller.vhd
timer

1  --student name: ZHIJIE LAN
2  --student number: 201990309
3  --RTMD_Controller module
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7
8  entity RTMD_system is
9  port (CLK, RST, ResetAlarm, V5 : in std_logic;
10       Temp, DetNo, MaxRate, MaxTemp : STD_LOGIC_VECTOR (7 DOWNTO 0);
11       TxData, Alarm: out std_logic);
12  end RTMD_system;
13
14
15  ARCHITECTURE design_system OF RTMD_system is
16
17  component timer is -- timer module
18  PORT ( Clk , Reset : in std_logic ;
19        Pulse: out std_logic);
20  end component ;
21
22  component RTMD_Controller is -- controller module
23  PORT( Trigger, Reset, Clock : IN STD_LOGIC;
24        Temp, DetNo, MaxRate, MaxTemp : STD_LOGIC_VECTOR (7 DOWNTO 0);
25        RstAlarm, TxBusy : IN STD_LOGIC;
26        TxWrite, Alarm : OUT STD_LOGIC;
27        TxData : OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
28  end component ;
29
30  component TxSystemRTL is -- TxSystemRTL module
31  PORT( clock, reset, odd_noteven, write_1 : IN STD_LOGIC;
32        Datain : IN std_logic_vector (7 downto 0);
33        busy, TxData : OUT STD_LOGIC
34        );
35  end component ;
36
37  -- internal signal, produced by each module
38  signal Pulse_sig, Busy_sig, Write_sig : std_logic;
39  signal Data_sig : std_logic_vector(7 downto 0);
40
41  begin
42
43  --
44  T0: timer port map (CLK, RST, Pulse_sig);
45
46  C0: RTMD_Controller port map (Pulse_sig, RST, CLK,
47                                Temp, DetNo, MaxRate, MaxTemp,
48                                ResetAlarm, Busy_sig,
49                                Write_sig, Alarm,
50                                Data_sig);
51
52  R0: TxSystemRTL port map (CLK, RST, V5, Write_sig,
53                            Data_sig, Busy_sig, TxData);
54
55  end design_system;

```