# 计算机组成原理lab6实验报告

PB18000227艾语晨

#### • 综合实验

# 综合实验

设计了一个带有简单总线系统和单周期CPU的系统,完成计算斐波那契数列的任务

# • 任务描述


用开关输入两个数字 (按钮来确认输入),作为数列的第0项和第1项。求出数列的第9项并在LED上显示出来

附计算结果 (输入为1和2)

1, 2, 3, 5, 8, 13, 21, 34, 55, 89

## • 实现思路

采用单周期CPU,增加CPU向I/O总线的接口。内存依然采用直接模块调用的方式 (立即响应),略去了二者的接口;开关和LED均为单向数据传输,故轮询计数和设备选择线亦省去。外设与访存一样采用LW和SW指令,只是在立即数的最高位有区分 (调用I/O为1,访问主存为0)



mem段的数据选择通路如上图所示

# • 实验代码

### - 顶层设计

```
module top
 2
 3
             input clk, rst,
             input button_real,
 4
 5
             input [15:0] SW_real
 6
        );
 7
 8
        wire button;
                                                               // put to SW
    Interface
 9
        wire [15:0] SW_data;
                                                               // put to SW
    Interface
10
        wire [31:0] Data_to_CPU, Data_from_CPU;
11
        wire [1:0] status;
12
        wire launch, launch_sw, launch_led;
13
        wire Device_Choose;
        wire catch;
14
15
        wire [15:0] LED_data;
16
        assign launch_sw = ~Device_Choose & launch;
17
18
        assign launch_led = Device_Choose & launch;
19
        sin_CPU CPU (
20
21
             .clk(clk),
22
             .rst(rst),
             .Data_Bus_Receive(Data_to_CPU),
23
             .Status_Bus_Receive(status),
24
25
             .launch(launch),
26
             .Device_Choose(Device_Choose),
27
             .catch(catch),
28
             .Data_Bus_Send(Data_from_CPU)
        );
29
30
31
        SW SW (
32
             .clk(clk),
33
             .rst(rst),
34
             .button_real(button_real),
35
             .SW_real(SW_real),
36
             .button(button),
37
             .SW_out(SW_data)
38
        );
39
        IO_Interface_SW SWITCH (
40
41
             .clk(clk),
42
             .rst(rst),
43
             .Data_IO_In(SW_data),
44
             .button(button),
45
             .launch(launch_sw),
46
             .catch(catch),
47
             .Data_Bus_Out(Data_to_CPU),
```

```
48
            .Status_Bus(status)
49
        );
50
        IO_Interface_LED LED (
51
52
            .clk(clk),
53
             .rst(rst),
             .Data_Bus_In(Data_from_CPU),
54
             .launch(launch_led),
55
56
             .LED_return(LED_data)
57
        );
58 endmodule
```

### - CPU

```
module sin_CPU
 1
 2
        \#(parameter WIDTH = 32)
 3
 4
            input clk, rst,
 5
            input [31:0] Data_Bus_Receive,
 6
            input [1:0] Status_Bus_Receive,
 7
            output launch,
 8
            output Device_Choose,
                                                     // 0 for SWITCH, 1 for
    LED
 9
            output catch,
            output [31:0] Data_Bus_Send
10
11
        );
12
13
        localparam [5:0] R_TYPE = 6'b0000000;
14
        localparam [5:0] LW = 6'b100011;
        localparam [5:0] SW = 6'b101011;
15
16
        localparam [5:0] BEQ = 6'b000100;
17
        localparam [5:0] BNE = 6'b000101;
18
        localparam [5:0] J_TYPE = 6'b000010;
19
        localparam [5:0] ADDI = 6'b001000;
20
        localparam LED = 1'b1;
21
        localparam SWITCH = 1'b0;
22
23
        reg [WIDTH-1:0] PC;
                                             // program counter
24
        // reg [WIDTH-1:0] NPC;
                                             // new PC
25
        reg [2:0] alu_ctrl;
                                             // ALU_ctrl
26
        reg regdst, jump, branch, memread, memtoreg, memwrite, alusrc,
    regwrite;
27
        reg [1:0] aluop;
28
29
        // comments are on the circuit
30
        wire [7:0] pc_addr;
31
        wire [WIDTH-1:0] npc, fin_npc;
32
        wire [WIDTH-1:0] ins;
33
        wire [5:0] ins_ctrl;
34
        wire [4:0] ins_reg_1, ins_reg_2, ins_reg_3, ins_reg_write;
```

```
35
        wire [15:0] imme_addr;
        wire [WIDTH-1:0] read_data_1, read_data_2, write_data;
36
37
        wire [WIDTH-1:0] extend addr;
        wire [WIDTH-1:0] jump_addr;
38
        wire RegDst, RegWrite, ALUSrc, MemRead, MemWrite, MemtoReg, Branch,
39
    PCSrc, Jump;
40
        wire [1:0] ALUOp;
        wire [WIDTH-1:0] ALU_a, ALU_b, ALU_result;
41
42
        wire ALU Zero;
43
        wire [2:0] ALU_ctrl;
44
        wire cf, of, sf;
        wire [WIDTH-1:0] beq_result, not_jump;
45
46
        wire [WIDTH-1:0] Mem_Out;
47
        wire [WIDTH-1:0] real_mem_out;
                                                     // choose from mem
    result and I/O result, MEM stage
        wire real memwrite;
48
                                                     // if MemWrite EM (is
    SW) and not to I/O, than it's real, MEM stage
49
        wire IO Stall;
                                                     // if need to stall in
    case of waiting I/O, MEM stage
50
51
        assign pc addr = PC[9:2];
        // assign npc = NPC;
52
        assign RegDst = regdst;
53
54
        assign RegWrite = regwrite;
55
        assign ALUSrc = alusrc;
        assign MemRead = memread;
56
        assign MemWrite = memwrite;
57
        assign MemtoReg = memtoreg;
58
59
        assign Branch = branch;
60
        assign Jump = jump;
61
        assign ALUOp = aluop;
62
63
        // inst of a program
64
        dist_inst_rom instruction(
65
            .a(pc_addr),
66
            .spo(ins)
67
        );
68
        // for the MUX at the entrance of reg_pile
69
70
        mux #(5) mux_reg (
71
            .m(RegDst),
72
            .in_1(ins_reg_2),
73
            .in_2(ins_reg_3),
74
            .out(ins_reg_write)
75
        );
76
77
        // for the MUX at the entrance of ALU
78
        mux #(32) mux_alu (
79
            .m(ALUSrc),
80
            .in_1(read_data_2),
81
            .in_2(extend_addr),
82
            out(ALU_b)
```

```
83
         );
 84
 85
         mux #(32) mux_beq (
 86
              .m(PCSrc),
 87
              .in_1(npc),
              .in_2(beq_result),
 88
 89
              .out(not_jump)
         );
 90
 91
 92
         mux #(32) mux_jump (
 93
              .m(Jump),
 94
              .in_1(not_jump),
 95
              .in_2(jump_addr),
 96
              .out(fin_npc)
 97
         );
 98
 99
         mux #(32) mux_wb (
100
              .m(MemtoReg),
101
              .in_1(ALU_result),
102
              .in_2(real_mem_out),
103
              .out(write_data)
104
         );
105
106
         assign npc = PC + 32'd4;
107
         // always @(posedge clk) begin
                                                   // pre-load
108
         // NPC = PC + 32'd4;
         // end
109
110
         // inst of a reg_pile, ID
111
          reg_file register_file (
112
113
              .clk(clk),
114
              .ra0(ins_reg_1),
115
              .ra1(ins_reg_2),
116
              .wa(ins_reg_write),
117
              .rd0(read_data_1),
118
              .rd1(read_data_2),
119
              .wd(write_data),
120
              .we(RegWrite)
121
         );
122
         // ID
123
124
         assign ins_ctrl = ins[WIDTH-1:26];
125
         assign ins_reg_1 = ins[25:21];
         assign ins_reg_2 = ins[20:16];
126
127
         assign ins_reg_3 = ins[15:11];
128
         assign imme_addr = ins[15:0];
129
         // sign extend
130
         assign extend_addr = {((imme_addr[15]) ? 16'hffff : 16'h0000),
     imme_addr};
131
         // jump addr
         assign jump_addr = {npc[31:28], ins[25:0], 2'b00};
132
133
```

```
134
         // control unit
135
         always @(*) begin
136
             {regdst, jump, branch, memread, memtoreg, alusrc, regwrite,
     memwrite, aluop} = 10'b0;
137
             case (ins[31:26])
138
                 6'b000000: begin
                                              // R-type
                     regdst = 1'b1;
139
140
                     regwrite = 1'b1;
141
                     aluop = 2'b10;
142
                 end
143
                 6'b100011: begin
                                             // lw
144
                     alusrc = 1'b1;
145
                     memtoreg = 1'b1;
146
                     regwrite = 1'b1;
                     memread = 1'b1;
147
148
                 end
149
                 6'b101011: begin
                                              // sw
150
                     alusrc = 1'b1;
                     memwrite = 1'b1;
151
152
                 end
153
                 6'b000100: begin
                                              // beq
154
                     branch = 1'b1;
155
                     aluop = 2'b01;
156
                 end
157
                 6'b000101: begin
                                              // bne
158
                     branch = 1'b1;
159
                     aluop = 2'b01;
160
                 end
                 6'b001000: begin
161
                                             // addi
162
                     alusrc = 1'b1;
163
                     regwrite = 1'b1;
164
                 end
165
                 6'b000010: begin
                                              // jump
166
                     jump = 1'b1;
167
                 end
168
                 default: {regdst, jump, branch, memread, memtoreg, alusrc,
     regwrite, memwrite, aluop} = 'dz;
169
             endcase
170
         end
171
172
         // ALU control
173
         assign ALU_ctrl = alu_ctrl;
174
         always @(*) begin
175
             case (ALUOp)
176
                 2'b00: begin
                                              // LW & SW
177
                     alu_ctrl = 3'b010;
178
                 end
179
                 2'b01: begin
                                              // BEQ & BNE
180
                     alu_ctrl = 3'b110;
181
                 end
182
                 2'b10: begin
                                              // R-type
183
                     case (ins[5:0])
```

```
184
                         6'b100000: begin // add
185
                              alu_ctrl = 3'b010;
186
                         end
                         6'b100010: begin
187
                                             // sub
188
                              alu_ctrl = 3'b110;
189
                         end
190
                         6'b100100: begin
                                             // and
                             alu_ctrl = 3'b000;
191
192
                         end
193
                         6'b100101: begin
                                             // or
194
                              alu_ctrl = 3'b001;
195
                         end
196
                         6'b101010: begin
                                           // slt
197
                             alu_ctrl = 3'b111;
198
                         end
199
                         default: alu ctrl = 'dz;
200
                     endcase
201
                 end
                 default: alu_ctrl = 'dz;
202
203
             endcase
         end
204
205
206
         // EX
207
         assign ALU_a = read_data_1;
208
         ALU alu (
209
             .y(ALU_result),
210
             .zf(ALU_Zero),
             .cf(cf),
211
212
             .of(of),
213
             .sf(sf),
214
             .a(ALU_a),
215
             .b(ALU_b),
216
             .m(ALU_ctrl)
217
         );
218
219
         assign PCSrc = (ins_ctrl == BNE) ? (~ALU_Zero & Branch) : (ALU_Zero
     & Branch);
220
         assign beq_result = npc + {extend_addr[29:0], 2'b00};
221
222
         // MEM
         assign real_memwrite = MemWrite & ~ALU_result[15]; // if
223
     ALU_result[15] or Imme[15] is 1, then go to I/O
224
         assign real_mem_out = ALU_result[15] ? Data_Bus_Receive : Mem_Out;
225
         assign launch = ALU_result[15];
226
         assign Device_Choose = MemWrite ? LED : SWITCH;
         // CAUTION: this stall should be done on ALL FOUR stage-registers
227
228
         assign IO_Stall = (launch & ~(Status_Bus_Receive == 2'b10)) &
     (ins_ctrl == LW);
229
         assign catch = launch & (Status_Bus_Receive == 2'b10);
         assign Data_Bus_Send = read_data_2;
230
231
```

```
232
         wire [8:0] read_mem_addr;
         assign read_mem_addr = ALU_result[10:2];
233
234
         dist_data_ram memory (
235
             .a(read_mem_addr),
236
             .d(read_data_2),
237
             .clk(clk),
238
             .we(real_memwrite),
239
             .spo(Mem_Out)
240
         );
241
242
         // change PC
         always @(posedge clk or posedge rst) begin
243
244
             if (rst) begin
245
                 PC = 32'b0;
246
             end
247
             else if (~IO Stall) begin
248
                 PC = fin_npc;
249
             end
             else begin
250
251
                 PC = PC;
252
             end
253
         end
254
255
    endmodule
```

## - I/O接口

```
1
    module IO_Interface_SW
 2
       (
 3
            input clk, rst,
            // input [31:0] Instruction_Bus, // from bus(CPU)
 4
 5
            input [15:0] Data_IO_In,
                                            // from I/O devices
 6
            input button,
                                            // if pressed (1), read-data
    from SW is valid
 7
            input launch,
                                            // lasts for 1 cycle, if 1,
    means CPU is waking up I/O devices
            input catch,
 8
                                            // lasts for 1 cycle, if 1,
    means CPU is ending transmission
 9
            output [31:0] Data Bus Out,
                                            // to bus(CPU)
10
            output [1:0] Status_Bus
                                            // to bus(CPU), D&B
11
       );
12
13
        reg [31:0] Ins_Reg;
                                            // save ins from CPU
        reg [15:0] DBR;
                                            // data buffer in Interface,
14
    FIF0
15
        // reg buffer_count_curr;
                                               // count for items in buffer
16
        // reg buffer_count_next;
                                                // count for items in buffer
17
18
        // wake up, saving instruction into Ins_Reg
19
        // always @(posedge clk) begin
```

```
20
        // if (rst || catch) begin
21
        //
                 Ins_Reg <= 0;</pre>
22
        // end
23
        // else if (launch) begin
24
        //
                 Ins_Reg <= Instruction_Bus;</pre>
25
        // end
        // else begin
26
27
        //
                 Ins_Reg <= Ins_Reg;</pre>
        // end
28
29
        // end
30
31
        // start to prepare
32
        reg [1:0] curr_state, next_state;
33
        localparam IDLE = 2'b00;
34
        localparam DONE = 2'b10;
35
         localparam BUSY = 2'b01;
36
37
        initial begin
38
             next_state = IDLE;
39
        end
40
        always @(posedge clk) begin
41
42
             if (rst) begin
43
                 curr_state <= IDLE;</pre>
44
             end
45
             else begin
46
                 curr_state <= next_state;</pre>
47
             end
48
        end
49
50
        assign Status_Bus = curr_state;
51
        assign Data_Bus_Out = {((DBR[15]) ? 16'hffff : 16'h0000), DBR};
52
53
        always @(*) begin
54
             if (curr_state == IDLE && launch) begin
55
                 next_state = BUSY;
56
             end
57
             else if (curr_state == BUSY && button) begin
58
                 next_state = DONE;
59
             end
             else if (curr_state == DONE && catch) begin
60
61
                 next_state = IDLE;
62
             end
63
             else begin
64
                 next_state = next_state;
65
             end
66
        end
67
68
        always @(posedge button) begin
69
             if (rst) begin
70
                 DBR <= 0;
71
             end
```

```
72
              if (curr_state == BUSY) begin
 73
                 DBR <= Data_I0_In;</pre>
 74
             end
 75
             else begin
 76
                 DBR <= DBR;
 77
             end
 78
         end
     endmodule
 79
 80
 81
     module I0_Interface_LED
 82
             input clk, rst,
 83
             input [31:0] Data_Bus_In, // from bus(CPU)
 84
 85
             // input [31:0] Instruction_Bus, // from bus(CPU)
             input launch,
 86
                                              // lasts for 1 cycle, if 1,
     means CPU is waking up I/O devices
 87
             output [15:0] LED_return
                                            // back to top file, assuming
     that there ARE LEDs
 88
         );
 89
         reg [15:0] Data_IO_Out;
                                              // to I/O devices
 90
 91
         reg [31:0] Ins_Reg;
                                              // save ins from CPU
 92
                                              // data buffer in Interface,
         reg [15:0] DBR [0:1];
     FIF0
 93
 94
         // wake up, saving instruction into Ins_Reg
         // always @(posedge clk) begin
 95
 96
         // if (launch) begin
                 Ins_Reg <= Instruction_Bus;</pre>
 97
         //
 98
         // end
99
         // else begin
100
         //
                 Ins_Reg <= Ins_Reg;</pre>
         // end
101
         // end
102
103
104
         // start to prepare
105
         always @(posedge clk) begin
106
             if (rst) begin
107
                 Data_I0_Out <= 0;
108
             end
             else if (launch) begin
109
110
                 Data_IO_Out <= Data_Bus_In[15:0];</pre>
111
             end
112
             else begin
113
                 Data_IO_Out <= Data_IO_Out;</pre>
114
             end
115
         end
116
117
         LED LED (
118
              .clk(clk),
119
              .LED_data(Data_IO_Out),
120
              .LED_out(LED_return)
```

```
121 );
122 endmodule
```

## - SW和LED (I/O devices)

SW

```
module SW
1
 2
 3
             input clk, rst,
 4
             input button_real,
 5
             input [15:0] SW_real,
 6
             output button,
 7
            output [15:0] SW_out
8
        );
9
        wire button_clr, button_edge;
10
11
12
        jitter_clr clr_button (
13
             .clk(clk),
14
             .button(button_real),
15
             .button_clean(button_clr)
16
        );
17
18
        signal_edge edge_button (
19
             .clk(clk),
20
             .button(button_clr),
21
             button_edge(button_edge)
22
        );
23
24
        assign button = button_edge;
25
        assign SW_out = SW_real;
    endmodule
26
27
    module jitter_clr(
28
        input clk,
29
30
        input button,
31
        output button_clean
32
        );
33
34
        reg [3:0] cnt;
35
36
        always @(posedge clk) begin
37
             if (button == 1'b0) begin
38
                 cnt <= 4'h0;
39
            end
40
            else if (cnt < 4'h8) begin
41
                 cnt <= cnt + 1'b1;</pre>
42
            end
43
        end
```

```
44
45
        assign button_clean = cnt[3];
    endmodule
46
47
    module signal_edge(
48
49
        input clk,
50
        input button,
51
        output button_edge
52
        );
53
54
        reg button_r1, button_r2;
55
        always @(posedge clk) begin
56
57
            button_r1 <= button;</pre>
58
        end
59
60
        always @(posedge clk) begin
            button_r2 <= button_r1;</pre>
61
62
        end
63
64
        assign button_edge = button_r1 & ~button_r2;
65
    endmodule
```

**LED** 

```
module LED
1
 2
3
             input clk,
             input [15:0] LED_data,
 4
 5
             output reg [15:0] LED_out
 6
        );
7
8
        always @(posedge clk) begin
             if (LED_data == 'dz) begin
9
10
                 LED_out <= 16'b0;
11
            end
12
            else begin
13
                 LED_out <= LED_data;</pre>
14
             end
15
        end
    endmodule
16
17
```

## - MUX 和 reg\_file

MUX

```
1
    module mux
 2
    #(parameter WIDTH = 32)
 3
4
        input m, // control signal
 5
        input [WIDTH-1:0] in_1,in_2,
 6
        output [WIDTH-1:0] out
    );
7
8
        assign out=(m == 1'b0 ? in_1 : in_2);
9
   endmodule // mux
10
```

### Reg\_file

```
module reg_file
1
 2
        #(parameter WIDTH = 32)
 3
 4
            input clk,
 5
            input [4:0] ra0,
                                       // read port 0 addr
            output [WIDTH-1:0] rd0, // read port 0 data
 6
7
            input [4:0] ra1,
                                        // read port 1 addr
8
            output [WIDTH-1:0] rd1, // read port 1 data
            input [4:0] wa,
9
                                        // write port addr
                                        // write enable, valid at '1'
10
            input we,
11
            input [WIDTH-1:0] wd  // write port data
12
        );
13
14
        reg [WIDTH-1:0] reg_file [0:31];
15
16
        assign rd0 = reg_file[ra0];
17
        assign rd1 = reg_file[ra1];
18
        integer i;
19
                                        // loop varible
20
        initial begin
21
            for (i = 0; i < 32; i = i + 1) begin
                reg_file [i] = 0;
22
23
            end
24
        end
25
26
        always @(posedge clk) begin
            if (we && wa != 4'b0) begin
27
28
                reg_file[wa] = wd;
29
            end
30
        end
31
   endmodule
```

## - 测试文件

```
# 采用类似于斐波那契数列的计算方式
2
   # 用开关和按键输入两个数, 作为数列的 a0 和 a1, 求 a9
   # s0, s1 用来存储两个计算数据, s0 < s1
3
   # t1 是循环变量,记录当前最大的数是第几个,最后取出来 s0 就行
4
5
6
   _Input:
7
                   $s0, -32768($0)
                                    # read from I/O
                                                                    0
           lw
8
           lw
                   $s1, -32768($0)
                                     # read from I/O again
                                                                    4
9
           addi
                   $sp, $0, 0x7fc
                                    # \$sp = \$t1 + 0x7fc
                                                                    8
           addi
                   $t1, $0, 1
                                     # $t1 = $0 + 1
                                                                    12
10
11
           addi
                   $t2, $0, 1
                                     # $t2 = $0 + 1
                                                                    16
12
           addi
                   $t3, $0, 9
                                     # $t3 = $0 + 9
                                                                    20
13
    _Stack:
14
                   $s0, 0($sp)
                                    # store to stack top
                                                                    24
           SW
                                                                    28
15
           SW
                   $s1, -4($sp)
                                     # store to stack
                   _Sort
16
                                      # jump to _Sort
                                                                    32
           j
17
    _Sort:
18
           slt
                   $t0, $s0, $s1
                                    # if $s0 < $s1, $t0 = 1
                                                                    36
19
           beg
                   $t0, $t2, _Cal
                                    # if $t0 == $t1 then _Cal
                                                                    40
20
                   # SWAP
21
                                                                    44
                   lw
                          $s0, -4($sp)# save primary $s1 to $s0
                          $s1, 0($sp) # save primary $s0 to $s1
22
                                                                    48
23
   Cal:
24
           add
                   $s0, $s1, $s0
                                    # $s0 = $s1 + $s0
                                                                    52
25
                                    # $t1 = $t1 + 1
           addi
                   $t1, $t1, 1
                                                                    56
26
                   $t1, $t3, _Stack # if $t1 != $t3 then _Stack
                                                                    60
           bne
27
    _Output:
                                                                    64
28
                   $s0, -32768($0)
                                     # to LED
           SW
29
                   _Success
                                      # jump to _Success
                                                                    68
           j
30
   _Success:
                   _Success
31
                                      # jump to _Success
                                                                    72
           j
```

#### test.coe

```
memory_initialization_radix = 16;
 2
    memory_initialization_vector =
 3
    8c108000
 4
    8c118000
 5
    201d07fc
 6
    20090001
7
    200a0001
8
    200b0009
9
    afb00000
10
    afb1fffc
11
    08000009
12
    0211402a
13
    110a0002
14
    8fb0fffc
15
    8fb10000
16
    02308020
```


# • 仿真

## - 仿真文件

```
module tb_top();
2
        reg clk, rst;
3
        reg button_real;
4
        reg [15:0] SW_real;
 5
6
        top fake_computer (
7
            .clk(clk),
8
            .rst(rst),
9
            .button_real(button_real),
10
            .SW_real(SW_real)
        );
11
12
13
        initial
14
        begin
15
            clk = 1;
16
            rst = 1;
17
            # 2 rst = 0;
            # 998 $finish;
18
19
        end
20
        initial
21
22
        begin
23
            button_real = 0;
24
            # 20 button_real = 1;
25
            # 20 button_real = 0;
26
            # 40 button_real = 1;
            # 20 button_real = 0;
27
28
            # 10 button_real = 0;
29
            # 20 button_real = 0;
30
            # 870 $finish;
31
        end
32
33
        initial
34
        begin
35
            SW_real = 0;
            # 10 SW_real = 2'd1;
36
37
            # 50 SW_real = 2'd2;
38
            # 940 $finish;
39
        end
```

```
40
41 always
42 # 1 clk = ~clk;
43 endmodule
```

## - 仿真结果



可以看到, 最终LED的输出结果为正确的89