

计算机组成原理lab6实验报告

PB18000227艾语晨

- 综合实验

综合实验

设计了一个带有简单总线系统和单周期CPU的系统，完成计算斐波那契数列的任务


- 任务描述

用开关输入两个数字 (按钮来确认输入)，作为数列的第0项和第1项。求出数列的第9项并在LED上显示出来

- 附计算结果 (输入为1和2)
- 1, 2, 3, 5, 8, 13, 21, 34, 55, 89

- 实现思路

采用单周期CPU，增加CPU向I/O总线的接口。内存依然采用直接模块调用的方式 (立即响应)，略去了二者的接口；开关和LED均为单向数据传输，故轮询计数和设备选择线亦省去。外设与访存一样采用LW和SW指令，只是在立即数的最高位有区分 (调用I/O为1，访问主存为0)



mem段的数据选择通路如上图所示

- 实验代码

- 顶层设计

```
1 module top
2     (
3         input clk, rst,
4         input button_real,
5         input [15:0] SW_real
6     );
7
8     wire button;                                // put to SW
9     Interface
10         wire [15:0] SW_data;                    // put to SW
11     Interface
12         wire [31:0] Data_to_CPU, Data_from_CPU;
13         wire [1:0] status;
14         wire launch, launch_sw, launch_led;
15         wire Device_Chose;
16         wire catch;
17         wire [15:0] LED_data;
18
19         assign launch_sw = ~Device_Chose & launch;
20         assign launch_led = Device_Chose & launch;
21
22     sin_CPU CPU (
23         .clk(clk),
24         .rst(rst),
25         .Data_Bus_Receive(Data_to_CPU),
26         .Status_Bus_Receive(status),
27         .launch(launch),
28         .Device_Chose(Device_Chose),
29         .catch(catch),
30         .Data_Bus_Send(Data_from_CPU)
31     );
32
33     SW SW (
34         .clk(clk),
35         .rst(rst),
36         .button_real(button_real),
37         .SW_real(SW_real),
38         .button(button),
39         .SW_out(SW_data)
40     );
41
42     IO_Interface_SW SWITCH (
43         .clk(clk),
44         .rst(rst),
45         .Data_IO_In(SW_data),
46         .button(button),
47         .launch(launch_sw),
48         .catch(catch),
49         .Data_Bus_Out(Data_to_CPU),
```

```

48         .Status_Bus(status)
49     );
50
51     IO_Interface_LED LED (
52         .clk(clk),
53         .rst(rst),
54         .Data_Bus_In(Data_from_CPU),
55         .launch(launch_led),
56         .LED_return(LED_data)
57     );
58 endmodule

```

- CPU

```

1 module sin_CPU
2     #(parameter WIDTH = 32)
3     (
4         input clk, rst,
5         input [31:0] Data_Bus_Receive,
6         input [1:0] Status_Bus_Receive,
7         output launch,
8         output Device_Chose,                // 0 for SWITCH, 1 for
LED
9         output catch,
10        output [31:0] Data_Bus_Send
11    );
12
13    localparam [5:0] R_TYPE = 6'b000000;
14    localparam [5:0] LW = 6'b100011;
15    localparam [5:0] SW = 6'b101011;
16    localparam [5:0] BEQ = 6'b000100;
17    localparam [5:0] BNE = 6'b000101;
18    localparam [5:0] J_TYPE = 6'b000010;
19    localparam [5:0] ADDI = 6'b001000;
20    localparam LED = 1'b1;
21    localparam SWITCH = 1'b0;
22
23    reg [WIDTH-1:0] PC;                // program counter
24    // reg [WIDTH-1:0] NPC;            // new PC
25    reg [2:0] alu_ctrl;                // ALU_ctrl
26    reg regdst, jump, branch, memread, memtoreg, memwrite, alusrc,
regwrite;
27    reg [1:0] aluop;
28
29    // comments are on the circuit
30    wire [7:0] pc_addr;
31    wire [WIDTH-1:0] npc, fin_npc;
32    wire [WIDTH-1:0] ins;
33    wire [5:0] ins_ctrl;
34    wire [4:0] ins_reg_1, ins_reg_2, ins_reg_3, ins_reg_write;

```

```

35     wire [15:0] imme_addr;
36     wire [WIDTH-1:0] read_data_1, read_data_2, write_data;
37     wire [WIDTH-1:0] extend_addr;
38     wire [WIDTH-1:0] jump_addr;
39     wire RegDst, RegWrite, ALUSrc, MemRead, MemWrite, MemtoReg, Branch,
PCSrc, Jump;
40     wire [1:0] ALUOp;
41     wire [WIDTH-1:0] ALU_a, ALU_b, ALU_result;
42     wire ALU_Zero;
43     wire [2:0] ALU_ctrl;
44     wire cf, of, sf;
45     wire [WIDTH-1:0] beq_result, not_jump;
46     wire [WIDTH-1:0] Mem_Out;
47     wire [WIDTH-1:0] real_mem_out;           // choose from mem
result and I/O result, MEM stage
48     wire real_memwrite;                     // if MemWrite_EM (is
SW) and not to I/O, than it's real, MEM stage
49     wire IO_Stall;                          // if need to stall in
case of waiting I/O, MEM stage
50
51     assign pc_addr = PC[9:2];
52     // assign npc = NPC;
53     assign RegDst = regdst;
54     assign RegWrite = regwrite;
55     assign ALUSrc = alusrc;
56     assign MemRead = memread;
57     assign MemWrite = memwrite;
58     assign MemtoReg = memtoreg;
59     assign Branch = branch;
60     assign Jump = jump;
61     assign ALUOp = aluop;
62
63     // inst of a program
64     dist_inst_rom instruction(
65         .a(pc_addr),
66         .spo(ins)
67     );
68
69     // for the MUX at the entrance of reg_pile
70     mux #(5) mux_reg (
71         .m(RegDst),
72         .in_1(ins_reg_2),
73         .in_2(ins_reg_3),
74         .out(ins_reg_write)
75     );
76
77     // for the MUX at the entrance of ALU
78     mux #(32) mux_alu (
79         .m(ALUSrc),
80         .in_1(read_data_2),
81         .in_2(extend_addr),
82         .out(ALU_b)

```

```

83     );
84
85     mux #(32) mux_beq (
86         .m(PCSrc),
87         .in_1(npc),
88         .in_2(beq_result),
89         .out(not_jump)
90     );
91
92     mux #(32) mux_jump (
93         .m(Jump),
94         .in_1(not_jump),
95         .in_2(jump_addr),
96         .out(fin_npc)
97     );
98
99     mux #(32) mux_wb (
100         .m(MemtoReg),
101         .in_1(ALU_result),
102         .in_2(real_mem_out),
103         .out(write_data)
104     );
105
106     assign npc = PC + 32'd4;
107     // always @(posedge clk) begin          // pre-load
108     //     NPC = PC + 32'd4;
109     // end
110
111     // inst of a reg_pile, ID
112     reg_file register_file (
113         .clk(clk),
114         .ra0(ins_reg_1),
115         .ra1(ins_reg_2),
116         .wa(ins_reg_write),
117         .rd0(read_data_1),
118         .rd1(read_data_2),
119         .wd(write_data),
120         .we(RegWrite)
121     );
122
123     // ID
124     assign ins_ctrl = ins[WIDTH-1:26];
125     assign ins_reg_1 = ins[25:21];
126     assign ins_reg_2 = ins[20:16];
127     assign ins_reg_3 = ins[15:11];
128     assign imme_addr = ins[15:0];
129     // sign extend
130     assign extend_addr = {((imme_addr[15]) ? 16'hffff : 16'h0000),
131     imme_addr};
132     // jump addr
133     assign jump_addr = {npc[31:28], ins[25:0], 2'b00};

```

```

134 // control unit
135 always @(*) begin
136     {regdst, jump, branch, memread, memtoreg, alusrc, regwrite,
memwrite, aluop} = 10'b0;
137     case (ins[31:26])
138         6'b000000: begin // R-type
139             regdst = 1'b1;
140             regwrite = 1'b1;
141             aluop = 2'b10;
142         end
143         6'b100011: begin // lw
144             alusrc = 1'b1;
145             memtoreg = 1'b1;
146             regwrite = 1'b1;
147             memread = 1'b1;
148         end
149         6'b101011: begin // sw
150             alusrc = 1'b1;
151             memwrite = 1'b1;
152         end
153         6'b000100: begin // beq
154             branch = 1'b1;
155             aluop = 2'b01;
156         end
157         6'b000101: begin // bne
158             branch = 1'b1;
159             aluop = 2'b01;
160         end
161         6'b001000: begin // addi
162             alusrc = 1'b1;
163             regwrite = 1'b1;
164         end
165         6'b000010: begin // jump
166             jump = 1'b1;
167         end
168         default: {regdst, jump, branch, memread, memtoreg, alusrc,
regwrite, memwrite, aluop} = 'dz;
169     endcase
170 end
171
172 // ALU control
173 assign ALU_ctrl = alu_ctrl;
174 always @(*) begin
175     case (ALUOp)
176         2'b00: begin // LW & SW
177             alu_ctrl = 3'b010;
178         end
179         2'b01: begin // BEQ & BNE
180             alu_ctrl = 3'b110;
181         end
182         2'b10: begin // R-type
183             case (ins[5:0])

```

```

184             6'b100000: begin // add
185                 alu_ctrl = 3'b010;
186             end
187             6'b100010: begin // sub
188                 alu_ctrl = 3'b110;
189             end
190             6'b100100: begin // and
191                 alu_ctrl = 3'b000;
192             end
193             6'b100101: begin // or
194                 alu_ctrl = 3'b001;
195             end
196             6'b101010: begin // slt
197                 alu_ctrl = 3'b111;
198             end
199             default: alu_ctrl = 'dz;
200         endcase
201     end
202     default: alu_ctrl = 'dz;
203 endcase
204 end
205
206 // EX
207 assign ALU_a = read_data_1;
208 ALU alu (
209     .y(ALU_result),
210     .zf(ALU_Zero),
211     .cf(cf),
212     .of(of),
213     .sf(sf),
214     .a(ALU_a),
215     .b(ALU_b),
216     .m(ALU_ctrl)
217 );
218
219 assign PCSrc = (ins_ctrl == BNE) ? (~ALU_Zero & Branch) : (ALU_Zero
& Branch);
220 assign beq_result = npc + {extend_addr[29:0], 2'b00};
221
222 // MEM
223 assign real_memwrite = MemWrite & ~ALU_result[15]; // if
ALU_result[15] or Imme[15] is 1, then go to I/O
224 assign real_mem_out = ALU_result[15] ? Data_Bus_Receive : Mem_Out;
225 assign launch = ALU_result[15];
226 assign Device_Chose = MemWrite ? LED : SWITCH;
227 // CAUTION: this stall should be done on ALL FOUR stage-registers
and PC
228 assign IO_Stall = (launch & ~(Status_Bus_Receive == 2'b10)) &
(ins_ctrl == LW);
229 assign catch = launch & (Status_Bus_Receive == 2'b10);
230 assign Data_Bus_Send = read_data_2;
231

```

```

232     wire [8:0] read_mem_addr;
233     assign read_mem_addr = ALU_result[10:2];
234     dist_data_ram memory (
235         .a(read_mem_addr),
236         .d(read_data_2),
237         .clk(clk),
238         .we(real_memwrite),
239         .spo(Mem_Out)
240     );
241
242     // change PC
243     always @(posedge clk or posedge rst) begin
244         if (rst) begin
245             PC = 32'b0;
246         end
247         else if (~IO_Stall) begin
248             PC = fin_npc;
249         end
250         else begin
251             PC = PC;
252         end
253     end
254
255 endmodule

```

- I/O接口

```

1  module IO_Interface_SW
2      (
3          input clk, rst,
4          // input [31:0] Instruction_Bus,    // from bus(CPU)
5          input [15:0] Data_IO_In,          // from I/O devices
6          input button,                      // if pressed (1), read-data
7          // from SW is valid
8          input launch,                      // lasts for 1 cycle, if 1,
9          // means CPU is waking up I/O devices
10         input catch,                      // lasts for 1 cycle, if 1,
11         // means CPU is ending transmission
12         output [31:0] Data_Bus_Out,        // to bus(CPU)
13         output [1:0] Status_Bus           // to bus(CPU), D&B
14     );
15
16     reg [31:0] Ins_Reg;                    // save ins from CPU
17     reg [15:0] DBR;                       // data buffer in Interface,
18     FIFO
19     // reg buffer_count_curr;              // count for items in buffer
20     // reg buffer_count_next;              // count for items in buffer
21
22     // wake up, saving instruction into Ins_Reg
23     // always @(posedge clk) begin

```



```

20 // if (rst || catch) begin
21 //     Ins_Reg <= 0;
22 // end
23 // else if (launch) begin
24 //     Ins_Reg <= Instruction_Bus;
25 // end
26 // else begin
27 //     Ins_Reg <= Ins_Reg;
28 // end
29 // end
30
31 // start to prepare
32 reg [1:0] curr_state, next_state;
33 localparam IDLE = 2'b00;
34 localparam DONE = 2'b10;
35 localparam BUSY = 2'b01;
36
37 initial begin
38     next_state = IDLE;
39 end
40
41 always @(posedge clk) begin
42     if (rst) begin
43         curr_state <= IDLE;
44     end
45     else begin
46         curr_state <= next_state;
47     end
48 end
49
50 assign Status_Bus = curr_state;
51 assign Data_Bus_Out = {((DBR[15]) ? 16'hffff : 16'h0000), DBR};
52
53 always @(*) begin
54     if (curr_state == IDLE && launch) begin
55         next_state = BUSY;
56     end
57     else if (curr_state == BUSY && button) begin
58         next_state = DONE;
59     end
60     else if (curr_state == DONE && catch) begin
61         next_state = IDLE;
62     end
63     else begin
64         next_state = next_state;
65     end
66 end
67
68 always @(posedge button) begin
69     if (rst) begin
70         DBR <= 0;
71     end

```

```

72         if (curr_state == BUSY) begin
73             DBR <= Data_IO_In;
74         end
75         else begin
76             DBR <= DBR;
77         end
78     end
79 endmodule
80
81 module IO_Interface_LED
82     (
83         input clk, rst,
84         input [31:0] Data_Bus_In,          // from bus(CPU)
85         // input [31:0] Instruction_Bus,    // from bus(CPU)
86         input launch,                      // lasts for 1 cycle, if 1,
means CPU is waking up I/O devices
87         output [15:0] LED_return          // back to top file, assuming
that there ARE LEDs
88     );
89
90     reg [15:0] Data_IO_Out;                // to I/O devices
91     reg [31:0] Ins_Reg;                   // save ins from CPU
92     reg [15:0] DBR [0:1];                // data buffer in Interface,
FIFO
93
94     // wake up, saving instruction into Ins_Reg
95     // always @(posedge clk) begin
96     //     if (launch) begin
97     //         Ins_Reg <= Instruction_Bus;
98     //     end
99     //     else begin
100         //         Ins_Reg <= Ins_Reg;
101     //     end
102     // end
103
104     // start to prepare
105     always @(posedge clk) begin
106         if (rst) begin
107             Data_IO_Out <= 0;
108         end
109         else if (launch) begin
110             Data_IO_Out <= Data_Bus_In[15:0];
111         end
112         else begin
113             Data_IO_Out <= Data_IO_Out;
114         end
115     end
116
117     LED LED (
118         .clk(clk),
119         .LED_data(Data_IO_Out),
120         .LED_out(LED_return)

```

```
121     );  
122 endmodule
```

- SW和LED (I/O devices)

SW

```
1  module SW  
2      (  
3          input clk, rst,  
4          input button_real,  
5          input [15:0] SW_real,  
6          output button,  
7          output [15:0] SW_out  
8      );  
9  
10     wire button_clr, button_edge;  
11  
12     jitter_clr clr_button (  
13         .clk(clk),  
14         .button(button_real),  
15         .button_clean(button_clr)  
16     );  
17  
18     signal_edge edge_button (  
19         .clk(clk),  
20         .button(button_clr),  
21         .button_edge(button_edge)  
22     );  
23  
24     assign button = button_edge;  
25     assign SW_out = SW_real;  
26 endmodule  
27  
28 module jitter_clr(  
29     input clk,  
30     input button,  
31     output button_clean  
32 );  
33  
34     reg [3:0] cnt;  
35  
36     always @(posedge clk) begin  
37         if (button == 1'b0) begin  
38             cnt <= 4'h0;  
39         end  
40         else if (cnt < 4'h8) begin  
41             cnt <= cnt + 1'b1;  
42         end  
43     end
```

```

44
45     assign button_clean = cnt[3];
46 endmodule
47
48 module signal_edge(
49     input clk,
50     input button,
51     output button_edge
52 );
53
54     reg button_r1, button_r2;
55
56     always @(posedge clk) begin
57         button_r1 <= button;
58     end
59
60     always @(posedge clk) begin
61         button_r2 <= button_r1;
62     end
63
64     assign button_edge = button_r1 & ~button_r2;
65 endmodule

```

LED

```

1 module LED
2     (
3         input clk,
4         input [15:0] LED_data,
5         output reg [15:0] LED_out
6     );
7
8     always @(posedge clk) begin
9         if (LED_data == 'dz) begin
10             LED_out <= 16'b0;
11         end
12         else begin
13             LED_out <= LED_data;
14         end
15     end
16 endmodule
17

```

- MUX 和 reg_file

MUX

```

1 module mux
2   #(parameter WIDTH = 32)
3   (
4       input m, // control signal
5       input [WIDTH-1:0] in_1,in_2,
6       output [WIDTH-1:0] out
7   );
8       assign out=(m == 1'b0 ? in_1 : in_2);
9
10  endmodule // mux

```

Reg_file

```

1 module reg_file
2   #(parameter WIDTH = 32)
3   (
4       input clk,
5       input [4:0] ra0,           // read port 0 addr
6       output [WIDTH-1:0] rd0,    // read port 0 data
7       input [4:0] ra1,           // read port 1 addr
8       output [WIDTH-1:0] rd1,    // read port 1 data
9       input [4:0] wa,            // write port addr
10      input we,                  // write enable, valid at '1'
11      input [WIDTH-1:0] wd        // write port data
12  );
13
14      reg [WIDTH-1:0] reg_file [0:31];
15
16      assign rd0 = reg_file[ra0];
17      assign rd1 = reg_file[ra1];
18
19      integer i;                  // loop variable
20      initial begin
21          for (i = 0; i < 32; i = i + 1) begin
22              reg_file [i] = 0;
23          end
24      end
25
26      always @(posedge clk) begin
27          if (we && wa != 4'b0) begin
28              reg_file[wa] = wd;
29          end
30      end
31  endmodule

```

- 测试文件

Test.s

```

1  # 采用类似于斐波那契数列的计算方式
2  # 用开关和按键输入两个数，作为数列的 a0 和 a1，求 a9
3  # s0, s1 用来存储两个计算数据，s0 < s1
4  # t1 是循环变量，记录当前最大的数是第几个，最后取出来 s0 就行
5
6  _Input:
7      lw      $s0, -32768($0)      # read from I/O          0
8      lw      $s1, -32768($0)      # read from I/O again    4
9      addi    $sp, $0, 0x7fc        # $sp = $t1 + 0x7fc      8
10     addi    $t1, $0, 1            # $t1 = $0 + 1        12
11     addi    $t2, $0, 1            # $t2 = $0 + 1        16
12     addi    $t3, $0, 9            # $t3 = $0 + 9        20
13  _Stack:
14     sw      $s0, 0($sp)           # store to stack top    24
15     sw      $s1, -4($sp)          # store to stack        28
16     j       _Sort                 # jump to _Sort          32
17  _Sort:
18     slt     $t0, $s0, $s1         # if $s0 < $s1, $t0 = 1    36
19     beq     $t0, $t2, _Cal        # if $t0 == $t1 then _Cal  40
20     # SWAP
21     lw      $s0, -4($sp)          # save primary $s1 to $s0  44
22     lw      $s1, 0($sp)          # save primary $s0 to $s1  48
23  _Cal:
24     add     $s0, $s1, $s0         # $s0 = $s1 + $s0        52
25     addi    $t1, $t1, 1           # $t1 = $t1 + 1          56
26     bne     $t1, $t3, _Stack      # if $t1 != $t3 then _Stack  60
27  _Output:
28     sw      $s0, -32768($0)       # to LED                 64
29     j       _Success              # jump to _Success        68
30  _Success:
31     j       _Success              # jump to _Success        72

```

test.coe

```

1  memory_initialization_radix = 16;
2  memory_initialization_vector =
3  8c108000
4  8c118000
5  201d07fc
6  20090001
7  200a0001
8  200b0009
9  afb00000
10 afb1ffffc
11 08000009
12 0211402a
13 110a0002
14 8fb0ffffc
15 8fb10000
16 02308020

```

```
17 21290001
18 152bfff6
19 ac108000
20 08000012
21 08000012
```


- 仿真

- 仿真文件

```
1 module tb_top();
2     reg clk, rst;
3     reg button_real;
4     reg [15:0] SW_real;
5
6     top fake_computer (
7         .clk(clk),
8         .rst(rst),
9         .button_real(button_real),
10        .SW_real(SW_real)
11    );
12
13    initial
14    begin
15        clk = 1;
16        rst = 1;
17        # 2 rst = 0;
18        # 998 $finish;
19    end
20
21    initial
22    begin
23        button_real = 0;
24        # 20 button_real = 1;
25        # 20 button_real = 0;
26        # 40 button_real = 1;
27        # 20 button_real = 0;
28        # 10 button_real = 0;
29        # 20 button_real = 0;
30        # 870 $finish;
31    end
32
33    initial
34    begin
35        SW_real = 0;
36        # 10 SW_real = 2'd1;
37        # 50 SW_real = 2'd2;
38        # 940 $finish;
39    end
```

```
40
41     always
42     # 1 clk = ~clk;
43 endmodule
```

仿真结果



可以看到，最终LED的输出结果为正确的89