

# ECE472: Final Paper

Rattanaï Sawaspanich


December 8, 2015

# 1 Basic Architecture

## 1.1 IA-32

IA-32 or Intel Architecture 32-bit or x86 (32-bit) is an instruction set architecture developed by Intel. IA-32 uses Single-Instruction Multiple-Data (SIMD) operations with a lot of add-on features for each specific case of use.

The smallest addressable unit in IA-32 is an 8-bit byte, a word is 2 contiguous bytes (16 bits), a doubleword is 4 contiguous bytes (32 bits), a quadword is 8 contiguous bytes (64 bits), and a double quadword is 16 contiguous bytes (128 bits).



## 1.2 DEC Alpha

Alpha architecture is a 64-bit load/store RISC architecture developed by Digital Equipment Corporation (DEC). The architecture is designed to be a true high speed 64-bit architecture with emphasis on the clock speed, multiple instruction issue, and multiple processors. All of the Alpha registers are 64-bits width with 32-bit length instructions.

The basic addressable unit in Alpha is 8-bit byte, a word is 2 contiguous bytes (16 bits), a longword is 4 continuous bytes (32 bits), a quadword is 8 contiguous bytes (64 bits). A virtual address in Alpha are referred as a 64-bit long quadword.

In term of floating point number, Alpha supports two floating point standard (IEEE and VAX standard) with three formats for VAX (F\_float - 4 bytes, G\_float - 8 bytes high-low, D\_float - 8 bytes high-mid-low) and two formats for IEEE (T\_float - 8 bytes, and X\_float - 16 bytes).

## 2 Architecture History

In this section of the report, the development history of **x86** and **DEC Alpha** will be discussed. The discussion will be perceived in the chronological order. Along the timeline, there will be a brief discussion on an architecture modification and its impact on the proceeding generations.

### 2.1 IA-32 (x86)

In 1972, Intel released the 8080, their first 8-bit microprocessor. The microcontroller was using Datapoint Corporation instruction set with programmable CRT terminal. Four years later, Intel had an idea to improve 8085 making the design less-delayed with either 16/32-bit processors. The design was started with a processor design, namely, 8086 which upon released (1978) became the first x86 microprocessors. As it turn out, the processors were a massive success on both as a physical chip design and processor architecture. Intel 8086 was unique for its full support on 16-bit processing as well as the signed integers, base+offset addressing, and self-repeating operations. Later Intel released its cousin Intel 8088, an Intel 8086 with 16-bit external data bus. ~~**Remark:** Intel 8088 uses two 8-bit cycle to operate its external data bus~~

In the 80s, Intel 8088 processor obtained its legacy as a standard processor for a personal computer thanked IBM 5150, the first personal computer. At the time, IBM decided to exploit a new market opportunity – a personal computer market. They decided their PC module (5510) should run a 16-bit processor and Intel 8088 seemed to be the best candidate due to the lowest manufacturing cost with a minimal chip count. On release, the IBM 5150 became one of the most influential PC of all time and Intel 8086 architecture got its name as an architecture used in a personal computer.

**Note:** x86 architecture lent its name from the legacy 8088 that has 8086 architecture.

Since x86 was released, Intel had been working on adding new features to the architecture.

Year	Model	Features
1987	8086/8088	16-bit processing, Segmentation, Signed integers
1982	Intel 286	Segment limit checking, Read-only/Execute-only segment options, Four privilege levels
1985	Intel 386	32-bit address bus (up to 4GB of physical memory), Segmented-memory model and flat memory model, Paging (fixed 4KB page size for logical memory management), Support for parallel stages
1989	Intel 486	Five pipeline stages for instruction decode and execution units, 8KB on-chip L1 instruction cache, Integrated x87 FPU, Power saving and system management capabilities
1993	Intel Pentium	Second execution pipeline for superscalar performance, (u and v pipelines), Double L1 cache size 16KB total: 8KB instruction, 8KB data, Use MESI protocol for cache's write-back, Extended paging: allowing both 4MB and 4KB page size, An APIC support for multiple processors, Branch prediction
1995-1999	Intel P6s	Complete execution of retire three instruction per clock cycle, Out-of-order execution, Double L1 cache size 32KB total: 16KB instruction, 16KB data, L2 cache support cache size of 256K, 512K, 1M, Low power stages, Streaming SIMD Extensions (SSE)
2000-2006	Intel Pentium 4	Intel NetBurst, Pentium 4 hyper-threading, SSE2, SSE3, Intel VT

## 2.2 DEC Alpha

Back in the 80s, Digital Equipment Corporation (DEC) had been preeminent in the microprocessing unit market with PDP11 and VAX. In 90s, the VAX became obsolete due to its unscalability and the difficulties integrating VAX with pipelining system. Digital Equipment Corporation moved along from the VAX, they introduced a MicroVAX that used VAX instruction. In 1992, the Alpha 21064 was introduced. It was the first Alpha processor and the most powerful microprocessor in the market at the time. Architecturally, Alpha 21064 was a lot different from the preceding DEC microprocessors. Alpha 21064 was a RISC based architecture while VAXs are CISC based.

Even if Alpha processor was a well design microprocessor, DEC did not have the resources to mass produce and compete with Intel and AMD in the processor market; the Alpha processor had never been very popular. Only about 500,000 Alpha-based server were sold till 2000. Due to the small number of customers, the cost base to produce Alpha based system increased which caused the positive feedback cycle between the number of customers and the production cost.

In 1998, DEC decided to sell the company that was barely making any profit to Compaq which itself is then acquired by HP in 2002. **Note:** Even though, the Alpha platform is fading out it still consider one of the best server platform every existed.

Year	Model	Features
1993	Alpha 21064(EV4S)	Dynamic branch prediction, 32-entry fully associative lookaside buffer, 5 stages instruction pipeline, 32 64-bit register for floating point values, 16KB on-die caches (D-cache): 8KB Data, 8KB instruction, 128KB to 16MB external secondary cache(S-cache) supported, 34-bit address bus
1995	Alpha 21164 (EV5)	4 instruction per clock cycle: 2 int, 2 float operations, Dual-ported D-cache, 96KB on-die secondary cache (S-cache), 300MHz internal clock (with /2 pre-scaling)
1996	Alpha 21264 (EV6)	Out-of-order execution (up to 20 int and 15 float can be queueing at once), Ebox for executing integer instructions: 32 architectural register, 40 rename register, 8 PALshadow registers, Fbox for executing floating point instructions (2 float pipelines), Two level on-die caches: D-cache, B-cache, Better branch prediction
1998	Alpha 21364 (EV7)	Double cache size 32KB: 16 D-cache, 16 S-cache, 7-way set associative S-cache (up to 16GB/s at 1.0 GHz), R-box for network router, Using NUMA for multiprocessing system, Inter-architecture fault tolerance (MIPS to Alpha)

**Chapter Remark:** Regardless of how well an architecture is designed, it is always the customer and the market demand that keeps the company and the architecture going. A well designed architecture would help a company getting a customer easier but it is not a guaranteed that a

company will be able to keep producing the chip. It is all about the market being in the market at the right place at the right time.

## 3 System Registers

This section will be focusing on IA-32 and DEC Alpha on how they manage their registers in response to the different needs of the different data types.

### 3.1 Instruction Pointer Register

#### 3.1.1 IA-32: Instruction Pointer

The Instruction Pointer (EIP) Register has the offset of the current code segment for the next instruction. The EIP register cannot be directly read but is accessible from software by calling jump or return instructions. The only way to read from the EIP is to use CALL instruction and read the returning value of from the stack.

#### 3.1.2 DEC Alpha: Program Counter

Program Counter Register (PC) is a register that stores an address of the next instruction. The Program Counter register is a 64-bit width register but only use 62-bits (bit 63-2) – the first two bits are ignored. The PC register is not accessible as an integer register but can be manipulated using conditional branch or subroutine jump instructions (software).

#### 3.1.3 Analysis


By looking at the developer's manual, IA-32 and DEC Alpha use the same concept designing the next instruction pointer register – a register that tells the program where to go next. Though, there is a minor different on what value being stored. In IA-32, the instruction segment offset is being stored in EIP. In DEC Alpha, the actual address of the next instruction is being stored.

### 3.2 Integer Registers

#### 3.2.1 IA-32: General Purpose Register

Intel x86 architecture, there are 8 32-bit general purpose registers, and 6 16-bit segment registers. The registers are named EAX, EBX, ECX, EDX, ESI, EDI, EBP, and ESP. They hold operand values for logical and arithmetic operations, memory pointers, or operands for address calculation. Even though they are general-purpose register, there are some precautions a user should keep in mind e.g. ESI is a stack pointer and should not be used for other purposes, some x86 instructions require operand contents to be loaded/read into/from a certain register and should not be overwritten. Typically, each of the general purpose register has a certain special functionality ties to it.





**FPU Data Register** has eight 80-bit registers containing anything from floating point to extended double precision. Any integer values that are loaded into this register will automatically cast into a floating point format. The FPU data register has a stack behavior. Every time a number is loaded into a register, it will be stored on top of the FPU data stack. **FPU Status Register** indicates the current state of the FPU anything from where is the top of the stack to comparison result to status flags. The content of the register can be stored in memory using the floating point instructions. **Control Word Register** is where the configuration for FPU is stored i.e. rounding rules, precision control, etc. **Infinity Control Flag Register** is provided to facilitate Intel 287 Math Coprocessor. The register does not serve any functionality by itself. **FPU Tag Word** indicates the contents of each the 8 registers whether they are valid, zero or a special float number (NaN, Inf, denormal, unsupported, or empty). **Last Operand Pointers** stores the pointers to the instruction and data for the last non-control instruction executed. **Last Instruction Opcode** stores in 11-bit FPU opcode register.

### 3.3.2 DEC Alpha: Floating Point Registers

DEC Alpha architecture uses 32 64-bit **Floating-Point Registers** to handle its double/floating point, register F0 to F31. F31 typically a reserved null register and holds value of zero when read, the write to F31 are ignored. All of the floating point manipulation can be done only between floating point registers. The DEC Alpha supports up to maximum of three operands (two source operands and one destination operand) and can handle two different floating point formats (IEEE and VAX floating point). Though, during the value manipulation both operands need to be in the same floating point format. Besides from the data register, DEC Alpha has a **Floating-Point Control Register (FPCR)** which is a status and configuration register that would tell the status of the system and error message of a floating point operation (if any).

### 3.3.3 Analysis


It seems like Intel has a separated, duplicated set of registers specifically for handling the floating point numbers and the operations. The set of registers are named FPU. FPU has pretty every thing from its own stack management to a status register to configuration registers. On the other hand, DEC Alpha has designated floating point registers that is more integrated with the rest of the chip. Although, from a macro perspective, it may look like x86 and Alpha architecture are fundamentally different which, of course, they are. But at the microscopic level, there are some similarity. For an example, x86 has FPU Data Registers and DEC Alpha has Floating-Point Registers. Both of them are the special place where the system put the floating point value together and do the operation within the register section. Another similarity is in the status control registers. In x86, there are Status Register and Control Register. Combining those two registers together and that is pretty much Alpha's Floating-Point Control Register.

## 4 Instruction Formats

In this section of the paper, the concept of instruction formats will be discussed. Given the instruction formats of IA-32 and DEC Alpha are drastically different in term of design fundamental – one is functional-oriented, the other is byte pattern oriented. For the sake of paper's simplicity, the section will be divided into two subsections: IA-32 instruction formats and DEC Alpha instruction formats.

### 4.1 IA-32 Instruction Formats


IA-32 instruction comprises of 6 different parts: prefix, primary opcode, addressing-form specifier (ModR/M and SIB), displacement and immediate data field.



**Instruction Prefix** is the first section of Intel IA-32 instruction. It signifies how the rest of the instruction be interpreted. Prefixes can be categorized into four different groups: Lock and Repeat prefixes, Branch Hints, Bound prefix, Operand-size Override prefix, and Address-size prefix. Lock prefix forces an operation to ensure the exclusivity of the shared memory in a multiprocessing environment. Repeat prefix forces an instruction to be repeated for each element of a string. Branch Hints allows a program to guess the code path for a branch. Address-size Override prefix allows a program to switch between 16 and 32-bit operations. **Opcodes** typically, IA-32 opcode has the size of 1 to 3 bytes with the last 3-bit embedded in the ModR/M bytes. **ModR/M Bytes** are the opcode modifiers. They play a very crucial role in translating the opcode between mode of operations – it provides x86 with a dynamic opcode scheme. In some cases, ModR/M requires an extra scaling parameters, the parameters can be found in **the SIB bytes**. Some addressing forms include an offset for the ModR/M bytes, the offset can be found in **Displacement and Immediate Bytes**.

### 4.2 DEC Alpha Instruction formats

DEC Alpha instruction format is design to be functionally efficient. An instruction is designed to be self-contained and have only a specific use case. The instruction for DEC Alpha system can be divided into 5 different categories: memory, branch, operation, floating point operation, and PALcode





**Memory instruction format** is used to transfer data between memory register, to load an effective address, and for subroutine jumps. Typically, the instruction contains four parts: opcode, source operands, destination operands, and displacement (or function field). **Branch Instruction** is used when conditional branching and jumping subroutine is called. The instruction only has 3 components: opcode, an operand, and branch displacement. The branch displacement is a sign-extended 64-bit ready to update the PC value. **Operation Instruction** is used for an instruction that perform integer register to integer register operations. The operation format allows one destination operand and up to two source operands. **Floating Point Operation Instruction** is used to perform float on float operations. The format allows one destination operand and up to two source operands. **PALcode Instruction** is used to specify extended processor functions.

### 4.3 Analysis

IA-32 instruction is design to be more byte pattern oriented. By looking at the byte pattern, a user can tell exactly the system mode of operation, location of the operands, and the function that is being executed. The design is necessary for x86 architecture because x86 has multiple mode of operations and each mode takes a different format of the opcode. To facilitate the needs, a dynamic opcode scheme is required. On the other hand, DEC Alpha instructions are designed to be work with a high performance architecture; there needs to be minimal instruction overhead either from translation or accessing value from a different register. That is why the DEC Alpha instructions are concise and self-contained.

## References

- [1] *Basic Architecture*, 3rd ed. Digital Equipment Corporation, October 1996, ch. 2. [Online]. Available: <http://www.cs.arizona.edu/projects/alto/Doc/local/alphahb2.pdf>

The chapter used as a reference for introduction chapter of the paper. In the chapter of the handbook, it described the overall architecture design including Addressing, and Data Type handling.

- [2] *Instruction Formats*, 3rd ed. Digital Equipment Corporation, October 1996, ch. 3. [Online]. Available: <http://www.cs.arizona.edu/projects/alto/Doc/local/alphahb2.pdf>

The chapter is used to explain the concept of floating point registers programming registers, and integer registers. Furthermore, the chapter also go over the different types of instruction formats.

- [3] *Instruction Formats*, 4th ed. Compaq, October 1998, ch. 3. [Online]. Available: <http://www.compaq.com/cpq-alphaserver/technology/literature/alphaahb.pdf>

This is a newer version of the Alpha handbook. This manual is used for the comparison of the Alpha system before and after DEC is bought by Compaq. The majority of the document remains the same between volume 3 and volume 4.

- [4] *Basic Execution Environment*, 1st ed. Intel Corporation, September 2015, ch. 3. [Online]. Available: <http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf>

This section of Intel Software Developer's Manual discusses about the different types of registers used in x86 architecture. It provides a really useful information regarding the general flow of the data the IA-32

- [5] *Data Types*, 1st ed. Intel Corporation, September 2015, ch. 4. [Online]. Available: <http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf>

This section of Intel Software Developer's Manual discusses about the different types of data type supported in x86 architecture. It provides the format layout for each of the data type in great detail. This section of manual is referred in register section of final paper.

- [6] *Intel 64 and IA-32 Architectures*, 1st ed. Intel Corporation, September 2015, ch. 2. [Online]. Available: <http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf>

This section of Intel Software Developer's Manual discusses about the development history of Intel processors and their features. The information is referred in the history section of the final paper.

- [7] *Programming with the x87 FPU*, 1st ed. Intel Corporation, September 2015, ch. 8. [Online]. Available: <http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf>

This section of Intel Software Developer's Manual discusses on how IA-32 handle floating point operation using FPU. The section is referred by the floating point handling in the final paper.

- [8] A. Prakash, *A study of the Alpha 21364 Processor*. University of Utah. [Online]. Available: <http://www.cs.utah.edu/~arul/projects/alpha.pdf>

The lecture slides are used as a reference for the Alpha architecture timeline. The document provides a brief summary and the development of Alpha architecture in chronological order.