



Block Diagram.

TAS:




ram_addr:




Control Block:


ctrl-50MHz:



ctrl-2MHz:




ctrl-50MHz:




State Machine.

sm:




byte-count-sm:




byte-assembled = (sm-ps == Allow)

* (data-ena == 0)


check-header-sm:




Wr-sm:




read-byte-sm: rbc




rd-wt-sm:




FIFO



Shift-reg-module. Timing.



FIFO Timing.



Ctrl-2MHz Timing.

