

Problem Statement: A single use state machine is wasteful. Why not have a programmable state machine?

Design Statement: Design and build an programmable logic device that can perform 8 AOI operations on a set of inputs, and can be programmed via a microcontroller.

Criteria/Constraints:


A 555 timer will be used to drive alternator, which will drive a 3 bit binary counter. The program storage is stored on shift registers so it can be programmed via a microcontroller (Or by hand if you really want to!). There will be 8 inputs and 1 output.

The clock frequency will be very high. ~1,000 Hz. The faster it is, the faster the PLD will run (Quicker response time).

There will be a "run" button run the "code."

The circuit will be in an enclosure that displays its inner workings, maybe in a multi level setup so it takes up less space.

Block Diagram



Truth table for the core Combinational logic


AOI Logic

A	B	I ₁	I ₂	K
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


00 And
01 OR
10 Invert
11 Nothing

A	B	I ₁	I ₂	I ₁ I ₂	I ₁ I ₂ I ₁	I ₁ I ₂ I ₂
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	0	1	0	0	0
0	1	1	0	0	0	0
0	1	1	1	0	0	0
1	0	0	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	0	0	0
1	0	1	1	0	0	0
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	0	0	0
1	1	1	1	0	0	0

$K = \bar{A}\bar{B}I_1 + \bar{A}BI_1 + \bar{A}I_1I_2 + \bar{A}BI_2$
- Use 3 input and gates






Core Combinational Logic



0 is a transistor


Decoder into transistors
example, change the # of lines
to match what you need

Input Side




C	D ₁	D ₂	I ₁
0	0	0	0
1	0	0	0
0	1	0	1
1	1	0	0
0	0	1	0
1	0	1	1
0	1	1	1
1	1	1	1


$I_1 = \bar{C}D_1\bar{D}_2 + (\bar{C}D_1D_2 + \bar{C}D_1D_2 + C D_1D_2)$
 $I_1 = \bar{C}D_1(D_2 + \bar{D}_2) + (C D_2(D_1 + \bar{D}_1))$
 $I_1 = \bar{C}D_1(1) + (D_2(1))$
 $I_1 = \bar{C}D_1 + C D_2$



Same with this
Circuit, just replace
I₁ with I₂ and C with
B.

Circuit Diagram





High when time
to output

AOI Logic

A	B	I ₁	I ₂	K
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

AB
 00 And
 01 or
 10 Invert
 11 Nothing

	I ₁ I ₂	I ₁ $\bar{I}_2$	$\bar{I}_1$ I ₂	$\bar{I}_1\bar{I}_2$
AB	0	0	0	0
$\bar{A}\bar{B}$	0	1	0	1
$\bar{A}B$	1	0	0	0
$A\bar{B}$	0	1	1	0

$$K = A\bar{B}\bar{I}_1 + \bar{A}B\bar{I}_1 + \bar{A}\bar{I}_1I_2 + A\bar{B}I_2$$

- Use 3 input and gates

