


## Inverters


N-Type Transistors



## NOR Gate


N-Type Transistors in Parallel

A	B	OUT
0	0	1
0	1	0
1	0	0
1	1	0




## NAND Gate

N-Type in series plus inverter at OUT



## CMOS

Combination of N-MOS & P-MOS (replaces resistance)



0V input will  
create a channel  
at PMOS gate  
allowing current  
to run from 5V  
Source to OUT

\*Physical limitations to speed:

Charging & discharging of capacitors require  
a little bit of time. This time increases heat  
in the materials due to the flow of  
current. To minimize heat dissipation we  
need to make capacitors smaller. The trade-off  
is that smaller capacitors might not hold charge  
long enough to be read by other components

## Boolean Algebra

Basic operations: AND, OR, NOT

Switching Circuit: 

open: 0 - off  
closed: 1 - on

Laws of Boolean Algebra:

$$X + 0 = X \quad X + X' = 1$$

$$X + 1 = 1 \quad X + Y = Y + X$$

$$X + X = X \quad (X + Y) + Z = X + (Y + Z)$$

$$X'' = X \quad X(Y + Z) = XY + XZ$$

DeMorgan's Law:

$$(X + Y)' = X' \cdot Y'$$

Dual:

Interchange 0 & 1, AND & OR

No change in variables or complements allowed

Ex:

$$X + 0 = X \rightarrow X \cdot 1 = X$$

$$X + 1 = 1 \rightarrow X \cdot 0 = 0$$

$$X + X = X \rightarrow X \cdot X = X$$

$$X + X' = 1 \rightarrow X \cdot X' = 0$$

$$X(Y + Z) = XY + XZ \rightarrow X + (YZ) = (X + Y) \cdot (X + Z)$$

$$(X + Y)' = X' \cdot Y' \rightarrow (X \cdot Y)' = X' + Y'$$

Uniting Theorem:

Dual

$$XY + XY' = X \rightarrow (X+Y) \cdot (X+Y') = X$$

Absorption Law:

$$X + (XY) = X \rightarrow X \cdot (X+Y) = X$$

Elimination:

$$X + (X'Y) = X + Y$$

$$\begin{aligned} \text{expanded} \rightarrow & (X+X')(X+Y) \rightarrow X \cdot X + XY + X'X + X'Y \\ &= X + \underbrace{XY + 0}_{Y} + X'Y \rightarrow \boxed{X+Y} \end{aligned}$$

Duality:

$$(X+Y+\dots+Z)^D \Rightarrow (X \cdot Y \cdot \dots \cdot Z)$$

Consensus:

$$XY + YZ + X'Z = XY + X'Z$$

Simplification Examples:

$$[(A'+B)C']^D \quad \text{De Morgan's}$$

$$(A'+B)^D + C^D \quad \text{De Morgan's}$$

$$A \cdot B' + C$$

$$[(AB'+C)D'+E]^D \quad \text{De Morgan's}$$

OR The whole expression on left

$$[(AB'+C)+D]E^D \quad \text{De Morgan's}$$

$$[(\overline{AB'} \cdot C') + \overline{D}] \cdot E^D \quad \text{De Morgan's}$$

$$\{(A'+B) \cdot C'\} + D \cdot E^D \quad \text{Distribute}$$

$$(A'C' + BC' + D)E^D \quad \text{Distribute}$$

$$A'C'E^D + BC'E^D + DE^D$$

## Proving the Validity of an equation

$$F(x, y, z) = g(x, y, z)$$

Ex:

$$(xy' + x'y) \stackrel{?}{=} (xy + x'y') \quad \text{True}$$

Methods of Proving

- Boolean algebra & show equivalence
- Construct a truth table & show equivalence

English  $\rightarrow$  Boolean Expression

Do laundry on Saturdays  
 (if it is Saturday then do laundry)


S                            L

Circuit  $\xrightarrow{s=1} \boxed{\phantom{0}} \xrightarrow{l=1}$

Change: Unless it is a USF home game

$$L = S \text{ AND } \bar{H}$$

$$H = 1$$



Change: Unless USF Game or Exam on Monday,  $E = 1$

$$L = S \text{ AND } (\bar{H} \text{ OR } \bar{E})$$

$$L = S(\bar{H} + \bar{E}) \times \text{No construct truth table}$$

$$L = S(\bar{H} \cdot \bar{E}) \quad \text{to see Need AND}$$

A	-	-	-
B	-	-	-
C	-	-	-

figure 4.1

$$F = A'BC + \underbrace{ABC' + AB'C + ABC'}_{A} + ABC,$$

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$$\sum m(3, 4, 5, 6, 7)$$

where  $m = \text{minterm}$

SOP

$$F = (A+B+C)(A+B+\bar{C})(A+\bar{B}+C) = 0$$


$$F = \prod M(0, 1, 2)$$

*And how difficult?*

Input variables & its complements are readily available. No inverter is needed. D-flipflops contain both. Ex:  $A, A', B, B' \dots$

$A'C'E' + BC'E' + DE'$  is a 3 literal term

Literal: Variable or its complement in an expression



$$\text{output} = A'C'E' + BE' + DE'$$

Example:

$$A'B + A'B'C'D' + ABCD'$$

$$A'(B + B'C'D') + ABCD'$$

$$A'(B + C'D') + ABCD'$$

$$B(A' + CD') + A'C'D' \text{ from } \underline{\underline{A'B}} + \underline{A'C'D'} + \underline{\underline{ABCD'}}$$

$$A'B + BCD' + A'C'D'$$

[AND → OR] Structures

Simplify for less literals

Take out  $A'$

Elimination


Also known as Programmable Arrays.

## Simplifying Expressions Cont.

$$F = \overbrace{AB' + CD'E + AC'E'}^{\substack{\rightarrow \text{Sum} \\ \text{Products}}} \rightarrow \text{Sum of Products (SoP)}$$

↳ Also Known as minterms

$$F = \underbrace{(X+Y)(\bar{X}+Y+Z)(\bar{Y}+\bar{Z})}_{\substack{\rightarrow \text{Product of Sums (POS)} \\ \text{Maxterms}}}$$



Note:  $(X \oplus Y) = (X \equiv Y)$

$$(X \oplus Y) = XY' + X'Y$$

$$(X \equiv Y) = XY + X'Y'$$

## Missed Notes:


Adders: Half Adder - 2 bits

X	Y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = X'Y + XY'$$

$$\text{Carry} = XY$$

Full Adder: Carry in 1 bit



$$\text{Sum} = XY + X\text{Cin} + Y\text{Cin} = X \oplus Y \oplus \text{Cin}$$


X	Y	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = X'Y'Cin + X'Y'Cin + XY'Cin + XY'Cin = X \oplus Y \oplus \text{Cin}$$

$$\text{Carry out} = X'Y'Cin + XY'Cin + XY'Cin + XY'Cin$$

$$\text{Carry out} = XY + YCin + C_in X$$

## 2-bit full Adder:




Two Inputs (ab, cd) each one 2-bits

ab	cd	Sum	Carry	→ 2bit carry?
00	00	00		
00	01	01		
00	10	01	1	
00	11	00		
01	00	10		
01	01	11		
01	10	11		
01	11	10	1	
10	00	10		
10	01	11		
10	10	11		
10	11	10	1	
11	00	00	1	
11	01	01	1	
11	10	01	1	
11	11	00	?	

Adding a 4-bit number.


Use 4 1-bit adders



Subtract:

Take 2' Comp of the number to be subtracted & add both numbers (no carry)

$$\begin{array}{r} 6 \rightarrow 0110 \\ - 3 \rightarrow 1101 \text{ (2' Comp)} \\ \hline 3 \quad 0011 \end{array}$$



Carry Look Ahead (CLA) hardware:

Full Adders wait for carry from previous input to proceed. Takes time if all inputs are available at  $T_0$ .

You only get a carry when at least two of three inputs are a 1.

If both inputs at  $T_0$  on Adder number 4 is 0, there will never be a carry & that calculation can proceed

Brok Uses

G: Generate }  
P: Propagate } Carry

pg 106


Value	Code				Error?
	A	B	C	D	
0	0	0	0	0	0
1	0	0	0	1	0
X	0	0	1	0	1
2	0	0	1	1	0
3	0	1	0	0	
4	0	1	0	1	0
X	0	1	1	0	1
	0	1	1	1	0
	1	0	0	0	0
	1	0	0	1	0
X	1	0	1	0	1
	1	0	1	1	0
	1	1	0	0	0
X	1	1	0	1	1
X	1	1	1	0	1
X	1	1	1	1	1

→ would be another 4

Error Check Circuit  
 $F = \sum m(2, 6, 10, 13, 14, 15)$

$$F = A'B'CD + A'BCD + AB'C'D + ABC'D + ABCD' + ABCD$$

KMAPS



Can only flip one bit per place

	AB	MSB	
CD	00 01 11 10	00 01 11 10	Setup now add bits of place
00	0 0 0 0	0 0 0 0	00 01 11 10
01	0 0 1 0	0 1 1 0	01 11 10 10
11	0 0 1 0	1 1 0 0	11 10 10 10
10	1 1 1 1	1 1 1 1	10 10 10 10

$CD^2 + ABD$

Prime Implicant - Are groupings in KMAPS

They become essential Prime's when a box is essential to cover a straggling ①

00	01	11	10
0	0 0	1 0	0 0
1	0 0	1 1	1 1

→ Prime Implicants but no Essentials

Groups can only be made in power of 2's


$$2^0, 2^1, 2^2, 2^3$$

$$1 \quad 2 \quad 4 \quad 8$$

→ No 6

Examples:

A	B	C	D	F
0	0	0	0	X
0	0	0	0	0
?	?	?	?	0
1	1	1	1	0



All boxer Essential Prime  
(EPI)

1	1	1	0	-
1	1	1	1	-X

$$F = CD + AB + BC + AD$$



$$POS = (A+C)(B+D)$$

5 - Variable KMAPS #rows = 32

$$\sum_m(25, 7, 8, 10, 13, 15, 17, 19, 21, 23, 24, 29, 31)$$

$$2 = A'B'C'DE'$$

$$[A=1]$$



Box of 8

$$\bar{A}BC\bar{D}\bar{E}$$

$$A\bar{B}\bar{C}\bar{D}\bar{E}$$

$$F = CE + \bar{A}BE + \bar{A}\bar{C}DE + \bar{B}\bar{C}\bar{D}\bar{E}$$

Group of 8      4      2      2

## 6 - Variable KMAPS

4 - Planes

$$\boxed{AB} = 00$$

$$\boxed{AB} = 01$$

$$\boxed{AB} = 11$$

$$\boxed{AB} = 10$$

$$\Sigma_m(2, 8, 10, 18, 24, 26, 34, 37, 42, 45, 50, 53, 58, 61)$$

$$(T99) = 1$$

$$CA + CB + CA + CQ = 1$$

$$(C+8)(Q+A) = 209$$

$$\begin{array}{l} 3858A \\ 3858A \end{array}$$

$$8' 10' x 08'$$

$$\begin{array}{l} 11 \\ 11 \\ 11 \\ 11 \end{array}$$

$$3858 + 3858A + 38A + 32 = 1$$








## Universal Gates

### NOR Gates


Desired Gate



NOR Implementation




More Bubbles:



⑦ Put bubbles on input & output

to change gates


Push bubbles to  
inputs  $\leftarrow$








Changes input Keep gates

## NAND Gates


Desired Gate




NAND Implementation




Pushing the Bubble -




NOR




Bubble pushed in




Pushing in



Ex :



Put bubbles



Push bubbles



don't change

## Quine-McCluskey Method

{ Skip Petrick's Method  
↓ Map Entered Variable

$$F(w, x, y, z) = \sum_m(0, 5, 9, 10, 15) + \sum_d(2, 8, 11)$$

	wx	yz	00	01	11	10
D	0	0	X			
0	1	0	1			
0	0	1	X			
X	0	0	1			

$\Sigma_m: 0000$

0101

1001

1010

1111

$\Sigma_d: 0010$

1000

1011

11s: 1, 2, 4, 8

21s: 3, 5, 6, 9, 10, 12

31s: 7, 11, 13, 14

} Groups

Groups	m/d	Column 1	Combined	Combined 4
0	0	0000✓	0, 2: 00-0✓	check -
1	2	0010✓	0, 8: -000✓	0, 3, 8, 10: -0-0✓
	8	1000✓		0, 8, 2, 10: -0-0✓
2	5	0101*	2, 5: Can't Comb 2, 10: -010✓	*Prime Implicant
	9	1001✓	8, 9: 100-✓	
	10	1010✓	8, 10: 10-0✓	
3	11	1011✓	9, 11: 10-1✓	8, 9, 10, 11: 10- -
4	15	1111✓	10, 11: 101-✓	8, 10, 9, 11: 10- -
			11, 15: 1-11*	{ 10- -*


### \*Prime Implicant Chart

→ (m) minterms	0✓	5✓	9✓	10✓	15✓
↓ Prime Implicants	1	1	-	1	1
5	0101-	-	(X)	1	1
(11, 15)	1-11-	1-	--	1-1-	(X)
(0, 2, 8, 10)	-0-0-	(X)	--	-1-X	EPI = 1-11 = WYZ
(8, 9, 10, 11)	10--	-	--	(X)-X	EPI = -0-0 = X̄Z
					EPI = 10-- = WX


$$\text{Final Answer: } F(w, x, y, z) = \bar{w}x\bar{y}z + w\bar{y}z + \bar{x}\bar{z} + w\bar{x}$$

## Time Delays

bottom value 10M-20M




$A=1, C=1$ , Out always 1  
Static Output




Bc	0	1	-AB'
0	0	1	-BC'
1	0	0	1
1	1	0	-BC
0	0	1	added AC

Glitch = Potential for hazard

Add another term to take care of Glitch • Glitch caused by 1 var change





Glitches b/w 1  
variable changes  
ie: adjacent bubbles


$$F = \bar{B}\bar{C}\bar{D} + A\bar{C}\bar{D} + ABC + \bar{A}CD + \bar{A}\bar{B}\bar{D} + ABD + BCD \rightarrow \text{Coverge}$$

## Demux

Build logic circuit that outputs 1 when number of days in the month is 31

\* Truth Table



			ABC D
Jan	31	1	00 00
Feb	28/29	0	0 001
Mar	31	1	0010
Apr.	30	0	0011
:	:	:	1 1 1
Dec	31	1	1011



MSB is last input

Mux to implement ANY Truth Table directly


Works via SoP logic where inputs  $ABCD$  get inverted then ANDed with the selector on the left.



0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$




$$4 \times \boxed{2:1} + 2 \times \boxed{2:1} + 1 \times \boxed{2:1}$$

8:1 Mux  
using 2:1



A-19

- N Address Lines




$N$  address bits,  $M$  bits each word  
is  $2^n$  words each of  $m$ -bits wide

## PLA

Programmable Logic Array

Fixed # of Gates

A B C



D


D'ABC'

D'ABC

DABC

## Sequential Circuits


Chapter 11



Creating a system that operates as a function of time


Clock

Use odd # of inverters




If we wish to control that oscillating circuit we can do the following

Latch



in	out
0	0
1	1
3rd (and Latched)	0
forever	1


But how to reset it?



standard Latch

S	R	OUT
0	0	0
1	0	1
0	0	1 → Latch 1 / Set
0	1	0 → Reset

S-R Latch



S	R	P	Q
1	0	0	1
0	1	1	0
1	1	0	0
0	0	1	0

→ Not inverse each other

SR = 11 P + Q are both 0




SR = 00 Output (may oscillate) race condition


SR = should not be set to 11 (uncertain)

Race condition: when two inputs immediately change from 00 to 11, a "race" occurs where one of them will reach the gate before the other.

## Same S-R Latch Circuit



## Timing Diagram



S	R	Q	Present Q	Next Q <sup>+</sup>
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	0	1	1
1	1	forbidden		
1	1	forbidden		

$Q^+ = \text{function of } (S, R, Q)$   
Characteristic function

RQ	00	01	10	11
00	0	1	X	X
01	1	0	X	X
10	X	X	0	1
11	X	X	1	0


$$Q^+ = S + \bar{R}Q$$

switches and  
states 1112  
 $(\beta_1 + \beta_2)Q + \beta_2 = Q$

What about the glitch issue that can permanently set or reset?

### Grated Latch

Keep S & R always disconnected until input made



### SR Latch

$Q^+$  = Next version of  $Q$

$$Q^+ = S + \bar{R} Q$$

$$S=0, R=0$$

$$\text{Hold } Q^+ = Q$$

$$S=1, R=0$$

$$\text{Set } Q=1$$

$$S=0, R=1$$

$$\text{Reset } Q=0$$

$$S=1, R=1$$


Unpredictable

### With Gate

$$Q^+ = SG + Q(\bar{R} + \bar{G})$$

Race condition  
still exists

## D Latch



D	Q <sup>+</sup>
0	0
1	Set



### Advantage:

Both S & R inputs can no longer be 1 simultaneously  
Also no Race condition



### Issue:

Can no longer be 0 simultaneously. NB Hold condition.  
Lost memory capability

## Edge Triggered Flip-Flop



## Falling Edge Clock




9 ns is the minimum period between clocks



$$\text{Freq} = \frac{1}{9 \times 10^9} = \frac{10^9}{9} = 1.1 \times 10^8 = 0.11 \text{ GHz}$$

Propagation Time: Time delay between the current clock time and the output

## Construction of D-Flip Flop



Gated D - Flip Flop



Clock: 0	Clock: 1
Master: OFF	Master: ON
Slave: ON	Slave: OFF


At the transition from 0 → 1, master keeps the last value it received before the switched. Slave turns on & reads the output value of Master and outputs the new result.

Rising Edge : Inverter on Master

Falling Edge : Inverter on Slave

## Binary Counter

$\text{Q}^1, \text{Q}^2 - (\text{To next word})$



Toggle FF  
 $T_{in}$      $Q^{out}$   
 0             $Q$   
 1             $Q'$

Present State	Next State	Flip Flop In
C B A	$C^+ B^+ A^+$	$T_c T_b T_a$
0 0 0	0 0 1	0 0 1
0 0 1	0 1 0	0 1 1
0 1 0	0 1 1	0 0 1
0 1 1	1 0 0	1 1 1
1 0 0	1 0 1	0 0 1
1 0 1	1 1 0	0 1 1
1 1 0	0 0 0	1 0 1
1 1 1	0 0 0	0 0 1

\* Present can be treated as truth table input


C	B	A	$T_c$	$B^+ C$
0	0	0	0	00 0 0
0	0	1	0	01 0 0
0	1	0	0	11 (1) 0
0	1	1	1	10 0 0
1	0	0	0	
1	0	1	0	
1	1	0	0	
1	1	1	1	

$$T_c = BA$$


So AND B, A together

C	B	A	$C^+ B^+ A^+$	$D_c$	$D_B$	$D_A$	$D_c = C^+$
0	0	0	0 0 1	0	0	1	
0	0	1	0 1 0	0	1	0	
0	1	0	0 1 1	0	1	1	
0	1	1	1 0 0	1	0	0	
1	0	0	1 0 1	1	0	1	
1	0	1	1 1 0	1	1	0	
1	1	0	1 1 1	1	0	0	
1	1	1	0 0 0	0	0	0	

For DFF just use  
the Next state




$$D_A = A$$



$$D_B = \bar{B}A + B\bar{A}$$

$$= B \oplus A$$



$$C'BA + CB' + CA'$$


$$= C'BA + C(BA)$$

$$\downarrow$$



$$C \oplus BA$$

## Parity Checker

2nd to M place M to 3rd M





$$Z^+ = Z \oplus X$$



Every time input = 1 , flip output  
Can be implemented with a TFF

Q	$X=0$		$X=1$		Z	State Table
	$X=0$	$X=1$	$X=0$	$X=1$		
0	0	1	0	1	0	13-1
1	1	0	0	1	1	




## Moore & Mealy Machines


revised 1/1/2019

Moore - Changes to input do not influence the output directly. It changes output by going through logic circuit first

Mealy - Changes output directly from input by having input directly connected to the output & also going through logic circuits.



Mealy Machine  $\rightarrow$  Figure 13-7 = watch out for  
Figure 13-8 = possible false outputs



AB	$X=0^{A+B}$		$X=0^Z$		Present State	Next State		Present out	
	00	01	0	1		S <sub>0</sub>	S <sub>0</sub>	S <sub>1</sub>	0
01	01	11	1	0	S <sub>1</sub>	S <sub>1</sub>	S <sub>2</sub>	1	0
11	11	00	0	1	S <sub>2</sub>	S <sub>2</sub>	S <sub>0</sub>	0	1
10	10	01	0	1	S <sub>3</sub>	S <sub>3</sub>	S <sub>1</sub>	0	1


$$A^+ = J_A A' + K_A' A$$

$$= X B A' + X' A$$

$$B^+ = J_B B' + K_B' B$$

$$= X B' + (AX)' B = X B' + X B' + A' B$$



$$Z = X B' + X A + X' A' B$$




## Sequence Detector

Detects either 010 or 1001

0 0 1 0 1 0 1 1 0 0 1 0 1  
 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓  
 0 0 1 0 0 0 0 1 ...



State	Sequence Ends in
S <sub>0</sub>	Reset
S <sub>1</sub>	0
S <sub>2</sub>	01
S <sub>3</sub>	010
S <sub>4</sub>	1 (not 01)
S <sub>5</sub>	100
S <sub>6</sub>	1001



Q)

### MOORE MACHINE


Output: 1 if odd # of 1's received

0 1 1 0 1 0 0 1 ...  
↓ ↓ ↓ ↓ ...

→ lag b/w output because needs to change state

New condition: now only 1 after sequence of 00 received

0 1 1 0 1 0 0 1 1 ...  
↓ ↓ ↓ ↓ ... ↓




Disjoint

\* Not overlapping      only differs

Block of 4 bits : 0101 or 1001  
can't use partial bits

Output : 1 if either block of whole 4-bits seen



## Overlapping Sequence

X: 1 bit Input

Z<sub>1</sub>, Z<sub>2</sub>: 2 bit output

Z<sub>1</sub>: 1 when 100 received


Z<sub>2</sub>: 1 when 010 received

10010100...  
 Z<sub>1</sub>: 00100001  
 Z<sub>2</sub>: 00001010

Z<sub>1</sub>: Now ONLY until 010 received (after that Z<sub>1</sub>=0)

11000110000111010100...  
 Z<sub>1</sub>: ? ? ↓ ↓ ?  
 Z<sub>2</sub>: ↓ ↓ 1 1  
 Z<sub>1</sub> updated: 1 1 000...


S<sub>0</sub>-  
 S<sub>1</sub>, S<sub>3</sub> 1bit  
 S<sub>2</sub>, S<sub>4</sub> 2bit



S<sub>4</sub> → S<sub>5</sub> we no longer consider Z<sub>1</sub>: 100 because a Z<sub>2</sub>: 010 has been received

Input  
 $x_1, x_2$

Output  
 $Z$



Previous		Present		New
$x_1, x_2$		$x_1, x_2$		$Z$
01		11		0
10		11		1
10		01		Z

Previous IN		Output	Next Input $x_1, x_2$			
$x_1, x_2$		Z	00	01	11	10
00	0	0 or 1				
01	1	0 or 1				
10	0	0 or 1				
11	1	0 or 1				

Previous IN	Present Z	Present state	Next State
00, or 11	0	S <sub>0</sub>	$x_1 x_2 = 00 \quad 01 \quad 11 \quad 10$
00 or 11	1	S <sub>1</sub>	S <sub>0</sub> S <sub>2</sub> S <sub>0</sub> S <sub>4</sub>
01	0	S <sub>2</sub>	S <sub>0</sub> S <sub>2</sub> S <sub>0</sub> S <sub>4</sub>
01	1	S <sub>3</sub>	S <sub>1</sub> S <sub>3</sub> S <sub>0</sub> S <sub>5</sub>
10	0	S <sub>4</sub>	S <sub>0</sub> S <sub>2</sub> S <sub>1</sub> S <sub>4</sub>
10	1	S <sub>5</sub>	S <sub>1</sub> S <sub>3</sub> S <sub>1</sub> S <sub>5</sub>

## Ch 15 Matching Method

### 1. Row matching method

Same next states & same outputs among rows independent of the input sequence

Ex:	CS.	Present State	N.S	OUT
	input		$X=0$	$X=1$
merge E	000	H	A	0
	001	I	A	0
	010	J	A	0

Simply strike out the row to be merged & keep or rename the remaining row


~~001 I A A 0 0~~ row striked out

Upon merging, the new remaining row might now have similar next states & outputs with other rows where it didn't share similarities with. Search again for more matching rows & eliminate repetitions again.

### 2. Implication Chart Method

Reduce the following State Table

Present State	Next State	Present Output
	$X=0$	$X=1$
A	E	I
B	C	I
C	I	O
D	H	I
E	I	O
F	E	O
G	H	I
H	C	O
I	F	I



Column / Row	$X=0$	C	H	$X=0$
Column / Row	$X=1$	E	A	$X=1$

Red slash marks in boxes above are crossed out

Now Merge remaining boxes

$$A \equiv B \rightarrow A'$$


$$C \equiv E \rightarrow C'$$

$$D \equiv I \equiv G \rightarrow D'$$

$$F \equiv H \rightarrow F'$$

Present State	Next State	Present Output
$X=0$	$X=1$	
$A'$	$C'$	1
$C'$	$D'$	0
$D'$	$F'$	1
$F'$	$C'$	0

Merged A + B  
merged C + E  
merged D + I + G  
merged F + H



## Reducing within multiple machines

Similar machines have the same next state & same output for the same input.


It is the same & equal by having the same length of states & same outputs.

The machines need to be functionally equal.


Machines having different number of states can still be equal if one of the machines have not been minimized yet.

	X=0	X=1	X=0	X=1
A	B	A	0	0
B	C	D	0	1
C	A	C	0	1
D	C	B	0	0

	X=0	X=1	X=0	X=1
S <sub>0</sub>	S <sub>3</sub>	S <sub>1</sub>	0	1
S <sub>1</sub>	S <sub>3</sub>	S <sub>0</sub>	0	0
S <sub>2</sub>	S <sub>0</sub>	S <sub>2</sub>	0	0
S <sub>3</sub>	S <sub>2</sub>	S <sub>3</sub>	0	1



Not the same?



	A	B	C	D
S <sub>0</sub>		C S <sub>3</sub>	A S <sub>3</sub>	
S <sub>1</sub>	B S <sub>3</sub>		A S <sub>0</sub>	
S <sub>2</sub>	B S <sub>0</sub>	A S <sub>2</sub>		C S <sub>0</sub>
S <sub>3</sub>		C S <sub>2</sub>	A S <sub>2</sub>	B S <sub>2</sub>

Match outputs according to inputs inside the box & cross out non-compatibility  
Then match transitions.

Only consider boxes that don't have anything crossed out

B S <sub>0</sub>	Both top &
A S <sub>2</sub>	Bottom check out

C S <sub>3</sub>	Top &
B S <sub>0</sub>	Bottom ✓

C S <sub>3</sub>	Top &
D S <sub>1</sub>	Bottom ✓

A = S <sub>2</sub>	C = S <sub>3</sub>
B = S <sub>0</sub>	D = S <sub>1</sub>

Machines are the same

15.6

	$X=0$	$X=1$			$ABC$	$X=0$	$X=1$	$X=0$	$X=1$
$S_0$	$S_1$	$S_2$	0 0	→	0 0 0	1 1 0	0 0 1	0 0	0 0
$S_1$	$S_3$	$S_2$	0 0	Now	1 1 0	1 1 1	0 0 1	0 0	0 0
$S_2$	$S_1$	$S_4$	0 0	Was	0 0 1	1 1 0	0 1 1	0 0	0 0
$S_3$	$S_5$	$S_2$	0 0	this	1 1 1	1 0 1	0 0 1	0 0	0 0
$S_4$	$S_1$	$S_6$	0 0	Assigned?	0 1 1	1 1 0	0 1 0	0 0	0 0
$S_5$	$S_5$	$S_2$	1 0	→	1 0 1	1 0 1	0 0 1	1 0	0 0
$S_6$	$S_1$	$S_6$	0 1		0 1 0	1 1 0	0 1 0	0 1	0 1

State Table

Transition Table

State Assignment

Let's work with 3 states, only need 2-bits


bits: 00, 01, 10, 11

States:  $S_0$  can have 4-options }  $4 \times 3 \times 2$   
 $S_1$  3 options } 24 possible assignments  
 $S_2$  2 options }


$$4! = 24$$

Work with  $n$  states.We can have  $n!$  possible assignments

## Heuristics - Guidelines for State Assignments




\* 1. States which have same next state for a given input  $\Rightarrow$  Adjacent assignment




\* 2. States which are the next states of a given state  $\Rightarrow$  Adjacent Assignment

\* 3. States with same output for a given input  $\Rightarrow$  adjacent assignment  
 doesn't have to go to same state



1. States which have the same next state for a given input should be assigned to adjacent boxes  
 Ex:



Ex: ) S - 15


ABC	X=0	X=1	X=0	X=1
0 0 0 $S_0$	$S_1$	$S_2$	0	0
1 1 0 $S_1$	$S_3$	$S_2$	0	0
0 0 1 $S_2$	$S_1$	$S_4$	0	0
1 1 1 $S_3$	$S_5$	$S_2$	0	0
0 1 1 $S_4$	$S_1$	$S_6$	0	0
1 0 1 $S_5$	$S_5$	$S_2$	1	0
0 1 0 $S_6$	$S_1$	$S_6$	0	1

By rule 1:  $X=0 \{S_0, S_2, S_4, S_6\}, \{S_3, S_5\}$

$X=1 \{S_0, S_1, S_3, S_5\}, \{S_4, S_6\}$


By rule 2:  $\{S_1, S_2\}, \{S_2, S_3\}, \{S_1, S_4\} \dots$

$\{S_1, S_6\} \times 2, \{S_3, S_5\} \times 2$



## One hot Encoding

- One FF for each state  
13 states = 13 FF instead of 4



\* No minimization needed!

BCD  $\rightarrow$  Excess 3 Code

$$\begin{array}{rcl} 0000 + 0011 & \rightarrow & 0011 \\ 1001 + 0011 & \rightarrow & 1100 \end{array}$$

See example 16-1 in Book for rest