NAME	: <u>Solutions</u>	UNumber:	Computer Logic Design
Duration	on: 75 Minutes	CDA 3201	November 3, 2016
Closed	Book, Notes, HW	Exam 2	R. Kasturi
		one sheet of Letter size paper written GET PARTIAL CREDIT. MAKE RE	
I (One	point each) Answer	True or False.	
<u>F</u> a.	Every state of a Mo	pore Finite State Machine must have d	direct arcs to every other state.
<u>T</u> b.	The output from a reading false output	Mealy circuit must be read just prior t ts.	to active clock edge to avoid
<u>F</u> c.	A Mealy machine of same state).	cannot have self-arcs (transitions original	inating and terminating in the
<u>T</u> d.	•	ory (ROM) with n address lines and referent functions of n variables.	m bits per word can be designed
<u>F</u> f.	In a Programmable gates.	Array Logic (PAL), product terms ca	an be shared among multiple OR
<u>T</u> e.	<u>-</u>	e the output responds to changes in the state at the next clock pulse.	e input without waiting for the
<u>F</u> g.	When the inputs J a previous value.	and K of a JK flip-flop are both equal	to 1, its Q output holds its
<u>T</u> h.	Implementation of level function.	the function $Z = (AB+C)(D+E+FG)+H$ ex	xactly as expressed results in a 4
<u>F</u> i.	For proper operation time units before the	on, the D input of the flip flop must be the clock edge.	e stable for at least T _h (Hold time)
<u>T</u> j.	Any Boolean funct	ion can be implemented using only O	R gates and Inverters

NAME: Solutions UNumber: Computer Logic Design
Duration: 75 Minutes Exam 2 CDA 3201 November 3, 2016


II (a) (5 points) Implement the function $f(A, B, C, D) = \sum m(0,3,5,7,11,12,13,15)$ using a 4:1 multiplexer with C and D as control inputs and one XNOR gate to form one of the inputs to the multiplexer.

$$f(A,B,C,D) = \overline{A} \, \overline{B} \, \overline{C} \, \overline{D} + \overline{A} \, \overline{B} CD + \overline{A} B \overline{C}D + \overline{A} B \overline{C}D + A \overline{B} \overline{C}D + A \overline{B}$$

After simplification and rewriting to include all combinations of variables A,B, and C, we get $f(A,B,C,D) = \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{C} D$


Now collect terms of variables C and D to get,

$$f(A, B, C, D) = (\overline{A} \overline{B} + AB).\overline{C} \overline{D} + (B).\overline{C}D + (0).C\overline{D} + 1.CD$$
$$= (A XOR B).\overline{C} \overline{D} + (B).\overline{C}D + (0).C\overline{D} + 1.CD$$



(b) (5 points) Find the **minimized sum of products form** of the function $F(A, B, C, D) = \prod M(1,3,4,5,7,9,10,11,13)$. Identify additional terms needed to make it a hazard free circuit.

CDAB	00	01	11	10
0	1	0	1	1
0 1	0	0	0	0
1 1	0	0	1	0
1 0	1	1	1	0




Original function groupings (shown in Red): Additional terms added (shown in Blue):

NAME: ____Solutions **UNumber:**_ **Computer Logic Design Duration: 75 Minutes** Exam 2 CDA 3201 **November 3, 2016**


(a) (3 points) A two-bit counter is controlled by two inputs, N and C. When C= 0, Ш counting is disabled and the D flip-flops' state remain unchanged. When N= 0 and C = 1, the counter advances in the forward direction. When N=1 and C = 1, the counter advances in the reverse direction. The state transition table is shown below. Draw the Moore state diagram clearly labeling all transitions.

np	uts	Pre	sent	Next	State
V	C	Q1	Q0	Q1+	Q0+
0	0	0	0	0	0
		0	1	0	1
		1	0	1	0
		1	1	1	1
0	1	0	0	0	1
		0	1	1	0
		1	0	1	1
		1	1	0	0
1	0	0	0	0	0
		0	1	0	1
		1	0	1	0
		1	1	1	1
1	1	0	0	1	1
		0	1	0	0
		1	0	0	1
		1	1	1	0

(b) (4 points) Find the minimized Boolean expressions for Q1+ and Q0+ in terms of the





(d) (3 points) Draw the complete circuit diagram including the combinational logic to generate the inputs to flip flops.



There are Other Equivalent Combo logic diagrams IV (a) (6 points) You have been chosen to lead the first group of settlers on a distant planet. You decide to seize this opportunity to discard the decimal system (with its many inefficiencies such as the BCD representation with unused bit combinations) and replace it with the more efficient octal system. Your first task is to design the logic circuit to display the 3 bit octal numbers from 0 to 7 on a seven segment display shown below (for number 1 use segments b and c; for 6 include segment a). Write the Truth Table with A, B, C representing the input bits (A is the MSB) and a,b,c,d,e,f and g representing the outputs to the seven segments. Implement the circuit using a Programmable Logic Array (use simplified notation to represent multiple inputs to AND and OR gates).

Number	Α	В	C	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
1	0	0	1	0	1	1	0	0	0	0
2	0	1	0	1	1	0	1	1	0	1
3	0	1	1	1	1	1	1	0	0	1
4	1	0	0	0	1	1	0	0	1	1
5	1	0	1	1	0	1	1	0	1	1
6	1	1	0	1	0	1	1	1	1	1
7	1	1	1	1	1	1	0	0	0	0





(b) (4 points) Consider the following sequential logic circuit block diagram. Typical delay through the combinational logic circuit is 3 ns but the worst case delay is 5 ns. Setup times for flip flops is 2 ns, hold time is 1 ns, and the propagation delay through flip flops is 3 ns. Calculate the highest possible clock frequency for proper operation.

