

Section (Circle One): Monday/Tuesday

NAME: SOLUTIONS UNumber: \_\_\_\_\_ Computer Logic Design  
Duration: 120 Minutes CDA 3201 December 5, 2015  
Closed Book, Notes, HW Final Exam R. Kasturi

**SHOW ALL WORK TO GET PARTIAL CREDIT (except for True/False questions)**

**Make reasonable assumptions.**

**One sheet of Letter size paper written on front and back is allowed.**

I Answer True or False (one point each).

- T a. If 110000 and 001111 are in 6-bit 2's complement form its sum is equal to negative 1.
- F b. Row matching method cannot be used for Mealy finite state machines.
- T c.  $\sum m(1,3,5,6,7)$  and  $\prod(1,3,5,6,7)$  are complements of each other.
- T d. In a Mealy machine the output responds to changes in the input without waiting for the registers to change state at the next clock pulse.
- T e. The output from a Mealy circuit must be read just prior to active clock edge to avoid *false outputs* that may occur before the input changes.
- T f. An 8x1 multiplexer can be realized by using seven 2x1 multiplexers.
- F g. Every *Don't Care* term must be a part of at least one product term in the final result of Quine McCluskey method.
- F h. When an even number of inverters are cascaded (i.e., output of the first inverter is connected to input of the second and so on and the output of the last inverter connected back to the input of the first one) we get an oscillating circuit with a period of oscillation equal to cumulative propagation delay of all inverters.
- T i.  $(AC + AD + ABC + ABD)(\bar{C} + E) = ACE + A\bar{C}D$ .
- F j. Every state of a Moore Finite State Machine must have direct arcs to every other state.

NAME: SOLUTIONS

Duration: 120 Minutes

UNumber:

CDA 3201 Final Exam

Computer Logic Design


December 5, 2015

II (10 points) Use the **Quine-McCluskey Method** to find the minimum sum of products form for the Boolean expression  $F(W,X,Y,Z) = \sum m(0,5,9,10,15) + \sum d(2,8,11)$

Quine-McCluskey Implication Table

Groups	Column 1	Column 2	Column 3
0	0000✓	00-0✓	
2	0010✓	-000✓	-0-0*
8	1000✓	-010✓	
5	0101*	100-✓	
9	1001✓	10-0✓	
10	1010✓	10-1✓	10--*
		101-✓	
11	1011✓		
15	1111✓	1-11*	

KMap (optional for reference)



Prime Implicant Chart

Minterms	0	5	9	10	15	EPI?
Prime Implicants						
5      0101		⊗				✓
(11,15)    1-11					⊗	✓
(0,2,8,10)   -0-0	⊗			*		✓
(8,9,10,11)   10--			⊗	*		✓

Final Boolean Expression,  $F(W,X,Y,Z) = \overline{W}X\overline{Y}Z + WY\overline{Z} + \overline{X}\overline{Z} + W\overline{X}$

NAME: SOLUTIONS

Duration: 120 Minutes


UNumber: \_\_\_\_\_

CDA 3201 Final Exam

Computer Logic Design

December 5, 2015

- III a. (5 points) Draw the State Graph of a Mealy Finite State Machine which has one input X and one output Z. It starts in State A (Reset state) and returns to A when three consecutive 0s are received. It outputs a 1 and returns to State A when the number of 1s received since previous Reset is equal to 3. Note that the 1s need not be consecutive. Label the states as A, B, C etc. (Hint: Full credit for solutions requiring no more than a total of 7 states).



- III b. (5 points) Using K-Map simplify the function

$$f(A, B, C, D, E) = \sum(3, 7, 12, 14, 15, 16, 19, 23, 24, 27, 28, 29, 31) + \sum d(4, 5, 6, 13, 18, 26, 30)$$

BC \ DE	00	01	11	10
00	0	X	1	0
01	0	X	X	0
11	1	1	1	0
10	0	X	1	0

A=0

BC \ DE	00	01	11	10
00	1	0	1	1
01	0	0	1	0
11	1	1	1	1
10	X	0	X	X

A=1

$$f(A, B, C, D, E) = BC + \bar{B}DE + A\bar{C}\bar{E} + (ABD \text{ OR } ADE)$$

We need one of these two.



NAME: SOLUTIONS

Duration: 120 Minutes


UNumber: \_\_\_\_\_

CDA 3201 Final Exam

Computer Logic Design

December 5, 2015

IV a. Consider the following State Graph.



Present State	Next State		Output	
	X=0	X=1	X=0	X=1
S0	S <sub>1</sub>	S <sub>4</sub>	0	0
S1	S <sub>1</sub>	S <sub>2</sub>	0	0
S2	S <sub>3</sub>	S <sub>4</sub>	1	0
S3	S <sub>5</sub>	S <sub>2</sub>	0	0
S4	S <sub>3</sub>	S <sub>4</sub>	0	0
S5	S <sub>1</sub>	S <sub>2</sub>	0	1

Q1	0	1
Q2Q3		
00	S <sub>0</sub>	
01	S <sub>1</sub>	S <sub>2</sub>
11	S <sub>3</sub>	S <sub>4</sub>
10	S <sub>5</sub>	

State Assignment

(i) (1 point) Complete the State Transition and Output Table shown above

(ii) (3 points) List all sets of adjacent states suggested by the three State Assignment Guidelines

Guideline 1:  $(S_0, S_1, S_5), (S_2, S_4), (S_0, S_2, S_4), (S_1, S_3, S_5)$ Guideline 2:  $(S_1, S_4), (S_1, S_2) \times 2, (S_3, S_4) \times 2, (S_2, S_5)$ Guideline 3:  $(S_0, S_1, S_3, S_4, S_5), (S_0, S_1, S_2, S_3, S_4)$ 

(iii) (2 point) Complete the State Assignment Table shown above which satisfies as many guidelines as possible.

IV b. One-Hot State Assignment is used to build the following sequential circuit.

Present State	Next State		Present Output	One-Hot State Assignment
	X=0	X=1		
A	B	A	0	1000
B	C	A	0	0100
C	B	D	0	0010
D	D	D	1	0001

Let the FFs be labeled as  $Q_A, Q_B, Q_C, Q_D$  for A, B, C, D respectively.

4

(i) (2 points) How many flip flops are required for this design? Enter the binary code representing each state in the last column above.

(ii) (2 points) By inspection, write the Boolean expressions for D input of each flip-flop.

$$Q_A^+ = D_A = (A+B) \cdot X = (Q_A + Q_B) \cdot X$$

$$Q_B^+ = D_B = (A+C) \cdot \bar{X} = (Q_A + Q_C) \cdot \bar{X}$$

$$Q_C^+ = D_C = B \bar{X} = Q_B \bar{X}$$

$$Q_D^+ = D_D = C X + D = Q_C X + Q_D$$

NAME: SOLUTIONS

Duration: 120 Minutes



UNumber: \_\_\_\_\_

CDA 3201 Final Exam


Computer Logic Design

December 5, 2015

V a. (6 points) For the input and clock transitions to the Master-Slave flip-flop shown below, draw the corresponding Q outputs of Master and Slave states. Assume that all delays are negligible.




V b. (i) (2 points) Draw the gate level diagram for the following multi-level function as expressed (do not change the structure or simplify):  $G(A, B, C, D) = ((A + \bar{B}) \cdot D) + (A + B \cdot C)$



(ii) (2 points) Redraw the function so that it uses only NOT and 2 input NOR gates.

Using DeMorgan's Theorem we can change AND to ORs. Then add inverters as needed to realize the specified NOR-NOT realization.





NAME: SOLUTIONS  
Duration: 120 Minutes

UNumber: \_\_\_\_\_  
CDA 3201 Final Exam

Computer Logic Design  
December 5, 2015

VI a. (i) (4 points) Reduce the following state table using **Implication Chart** method (**Do not** use Row Matching).


Present State	Next State		Present Output
	X=0	X=1	
A	E	E	1
B	C	E	1
C	I	H	0
D	H	A	1
E	I	F	0
F	E	G	0
G	H	B	1
H	C	D	0
I	F	B	1

B	E ✓ C	E						
C								
D	E X H	C X H						
E				I ✓ F				
F				I X E		I X E		
G	E X H	C X H		H ✓ B				
H				I X C		I X C		
I	E X F	C X F		H ✓ B				
	A	B	C	D	E	F	G	H

$A \equiv B \rightarrow A'$   
 $C \equiv E \rightarrow C'$   
 $D \equiv I \equiv G \rightarrow D'$   
 $F \equiv H \rightarrow F'$

(ii) (2 points) Complete the **Reduced State Table** below and draw the **Reduced State Graph**.

Present State	Next State		Present Output
	X=0	X=1	
A'	C'	C'	1
C'	D'	F'	0
D'	F'	A'	1
F'	C'	D'	0



VI b. (4 points) Find the **minimized hazard free Sum of Products** form of the function  
 $F(A,B,C,D) = \prod M(1,3,4,5,7,9,10,11,13).$

AB \ CD	00	01	11	10
00	1	0	1	1
01	0	0	0	0
11	0	0	1	0
10	1	1	1	0

$$F(A,B,C,D) = \bar{B}\bar{C}\bar{D} + A\bar{C}\bar{D} + ABC + \bar{A}C\bar{D} + \bar{A}B\bar{D} + AB\bar{D} + BCD$$