
## Computer Logic Design Fall-2016 Homework – 6 Solutions


1) Reduce the following state table to minimum number of states using the Implication chart method. (20 points)

Present State		Next	State		Output
		Input	s (XY)		Z
	00	01	11	10	
Α	В	I	С	G	0
В	В	С	F	G	0
С	Ι	D	D	F	1
D	Η	С	Е	G	1
E	В	С	_	G	0
F	F	_	_	K	0
G	J	K	G	Ι	0
Н	Е	F	С	G	0
1		I	I	D	0
J	В	F	С	G	0
K	Α	С	Е	G	1


A) Implication Chart:



### **After First Pass**



#### After Second Pass



 $A \equiv H \equiv J$ ;  $B \equiv E$ ;  $D \equiv K$ ;  $F \equiv I$ ;


Reduced state table :

		Next State					
<b>Present State</b>		Inputs	(XY)		Z		
	00						
А	В	F	С	G	0		
В	В	С	F	G	0		
С	Α	D	D	F	1		
D	Α	С	В	G	1		
F	F	F	F	D	0		
G	А	D	G	A	0		

2) Reduce the following state table to minimum number of states using Implication chart method. (20 points)

Present State	Next	State	Out	put
	X=0	X=1	X=0	X=1
Α	F	В	0	0
В	F	G	0	0
С	С	G	0	0
D	Α	В	0	0
E	E	D	1	0
F	А	A	0	0
G	F	A	0	0

A) Implication chart:



### $A \equiv B \equiv C \equiv D \equiv F \equiv G$ ;

Reduced state table:

Present State	Next S	tate	Output		
Tresent state	X=0	X=1	X=0	X=1	
Α	Α	Α	0	0	
E	E	Α	1	0	

(a) For the following state table, apply the three guidelines to generate three possible nonequivalent state assignments. Which one of these is preferred, and why? (10 points)
 (b) Using your answer to (a), derive D flip-flop input equations and the output equations. (10 points)

	Next State				Outputs (DO)			
Present State		Input	s (XY)		Outputs (PQ)			
	XY = 00	01	11	10	XY = 00	01	11	10
А	Α	А	С	С	01	01	01	01
В	В	D	В	D	11	11	11	11
С	А	Α	В	D	11	11	00	00
D	D	D	Α	С	01	01	01	01

A) Using guideline 1, For Inputs XY (00, 01)

A,C have same next states

For Inputs XY (10)

A,D have same next state

For Inputs XY (11, 10)

B,C have same next states

Possible adjacencies:

(A,C) twice (A,D)(B,C) twice


Using guideline 2, Possible adjacencies:

(A,C)(B,D)(A,B,D)(A,B,C,D)

Using guideline 3,

(A,D) have same outputs PQ

Satisfying adjacency, state map:



A = 00, B = 11, C = 10, D = 01

State assignment table:

$Q_1Q_2$	Х	XY		PQ				
€1 €2	00	01	11	10	00	01	11	10
00	00	00	10	10	01	01	01	01
11	11	01	11	01	11	11	11	11
10	00	00	11	01	11	11	00	00
01	01	01	00	10	01	01	01	01

Next State Map:

$Q_1Q_2$				
XY	00	01	11	10
00	Α	D	В	Α
01	Α	D	D	Α
11	С	А	В	В
10	С	С	D	D

Next State Map for D<sub>A</sub>:

$Q_1Q_2$				
XY	00	01	11	10
00	0	0	1	0
01	0	0	0	0
11	1	0	1	1
10	1	1	D	0

Next State Map for D<sub>B</sub>:

$Q_1Q_2$				
XY	00	01	11	10
00	0	1	1	0
01	0	1	1	0
11	0	0	1	1
10	0	0	1	1

$$\begin{split} D_{A} &= Q_{1}Q_{2}X'Y' + Q_{1}XY + Q_{1}'XY' + Q_{1}'Q_{2}'X \\ D_{B} &= Q_{2}X' + Q_{1}X \end{split}$$

Next State Map for P:

$Q_1Q_2$				
XY	00	01	11	10
00	0	0	1	1
01	0	0	1	1
11	0	0	1	0
10	0	0	1	0

Next State Map for Q:

$Q_1Q_2$				
XY	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	0
10	1	1	1	0

$$P = Q_1Q_2 + Q_1X'$$
  
 $Q = Q_1' + X' + Q_2$ 

- 4) (a) Consider the following Mealy sequential circuit. Derive the equations for a one-hot state assignment. (Show your answer in the form of a Boolean expression) (10 points)
  - (b) Implement the circuit using D-flip flops. (10 points)

Drosont State	Next	State	Present Output		
Present State	X=0	X=1	X=0	X=1	
Α	В	А	0	0	
В	С	А	0	0	
С	D	А	0	1	
D	D	A	0	0	

A) a) Number of D flip flops in (b) is chosen such that it is equal to the number of states = 4
For each state, one of the bits is set to high and three bits are set low in this particular case.

State	Assignment
Α	1000
В	0100
С	0010
D	0001

#### State Table

Present State	Next	State	Present Output		
Present State	X=0	X=1	X=0	X=1	
1000	0100	1000	0	0	
0100	0010	1000	0	0	
0010	0001	1000	0	1	
0001	0001	1000	0	0	

When X=1, Next state = 1000

$$D_A = X$$

When X=0 and present state is 1000, Next state = 0100

$$D_B = X'Q_A$$

When X=0 and present state is 0100, Next state = 0010

$$D_c = X'Q_B$$


When X=0 and present state is 0010 or 0001, Next state = 0001

$$D_D = X' (Q_C + Q_D)$$

When X=1 and current state is C

$$Z = XQ_{C}$$

# b) Output circuit



5) Circuits *M* and *N* have the state tables that follow. Show that these are equivalent. (20 points)


_		٠.	
1	ırcı	uit	N/I
u	11 (-1	ull	IVI

Drocont State	Inpu	O+n+/7)	
Present State	0	1	Output(Z)
Α	D	В	0
В	Α	В	0
С	Α	С	1
D	Α	D	1

Circuit N

Due comt Ctata	Input	Ot.ot/7\			
Present State	0	1	Output(Z)		
А	E	Α	1		
В	F	В	1		
С	E	D	0		
D	E	С	0		
E	В	D	0		
F	В	С	0		


## A) Implication chart for M



C ≡ D Reduced state table for M

Drocont State	Inpu	Output	
Present State	X=0	X=1	X=0
Α	С	СВ	
В	Α	В	0
С	Α	С	1

Implication chart for N



 $E \equiv F ; C \equiv D ; A \equiv B$ 

Reduced state table for N

Dracant State	Inpu	Output	
Present State	X=0	X=1	X=0
Α	A E		1
С	Е	С	0
E	Α	С	0

Represent A as C'

E as A'

C as B'

## State table for N

Drocont State	Inpu	Output	
Present State	X=0	X=1	X=0
A'	C'	В'	0
B'	Α'	В'	0
C'	Α'	C'	1

M and N are equivalent

## Another way to prove equivalence

## Implication charts for M and N $\,$

а	X	X	E-d' D-b	<b>F8</b>	B-d D-b	B-d C-b
b	X	X	E-a D-b	E-a C-b	B-a C-b	B-a D-b
С	E-a A-c	F-a B-c	X	X	X	X
d	E-a A-d	F-a B-d	X	X	X	X
1	Α	В	С	D	Е	F

 $a \equiv E \equiv F$ ;  $b \equiv C \equiv D$ ;  $c \equiv d \equiv A \equiv B$ 

All the states in circuit M have equivalent states in circuit N All the states in N also have equivalent states in M  $\,$ 

M and N are equivalent