

EN – 2111 Electronic Circuit Design



UART Implementation in FPGA

Group Members

Navindu De Silva – 210097M

Kumuthu De Zoysa – 210108C

Dilshan N.L. – 210129P

Introduction

The report will discuss the implementation of a receiver and transmitter for transmitting one byte using UART between two FPGAs. It will also address how to synchronize the baud rates of the transmitter (Tx) and receiver (Rx). Additionally, an example testbench will be included to demonstrate the practical application of these concepts.

Transmitter Implementation

Verilog code:


```
1  // Module: transmitter
2  // Description: This module simulates the behavior of a UART transmitter.
3  // It takes an 8-bit data input and transmits it serially based on clock and enable signals.
4  // The transmission process involves four states: IDLE, START, DATA, and STOP.
5
6  module transmitter(
7      input wire [7:0] data_in,    // 8-bit input data to be transmitted
8      input wire Tx_en,           // Transmit enable signal
9      input wire clk_50m,         // 50 MHz clock signal
10     input wire clken,            // Clock enable for controlling transmission timing
11     output reg Tx,               // Serial output transmitting data bit-by-bit
12     output wire Tx_busy          // Signal indicating the transmitter is busy
13 );
14
15     // Initial condition: Set the transmission line to high (idle state)
16     initial begin
17         Tx = 1'b1;
18     end
19
20     // State definitions using 2-bit encoding for the finite state machine (FSM)
21     parameter TX_STATE_IDLE = 2'b00; // IDLE state: waiting for enable signal
22     parameter TX_STATE_START = 2'b01; // START state: start bit transmission
23     parameter TX_STATE_DATA = 2'b10; // DATA state: data bits transmission
24     parameter TX_STATE_STOP = 2'b11; // STOP state: stop bit transmission to complete the
25     cycle
26
27     // Internal registers
28     reg [7:0] data = 8'h00; // Buffer to hold data being transmitted
29     reg [2:0] bit_pos = 3'h0; // Bit position counter for data transmission
30     reg [1:0] state = TX_STATE_IDLE; // Current state of the FSM
31
32     // FSM for controlling transmission based on state and clock signals
33     always @(posedge clk_50m) begin
34         case (state)
35             TX_STATE_IDLE: begin // Wait for enable signal to start transmission
36                 if (~Tx_en) begin
37                     state <= TX_STATE_START;
38                     data <= data_in; // Load data from input
39                     bit_pos <= 3'h0; // Reset bit position
40                 end
41             end
42             TX_STATE_START: begin // Transmit start bit (logic low)
43                 if (clken) begin
44                     Tx <= 1'b0;
45                     state <= TX_STATE_DATA;
46                 end
47             end
48             TX_STATE_DATA: begin // Transmit data bits
49                 if (clken) begin
50                     Tx <= data[bit_pos];
51                     bit_pos <= bit_pos + 1;
52                     if (bit_pos == 3'h7) // Check if all bits are transmitted
53                         state <= TX_STATE_STOP;
54                 end
55             end
56             TX_STATE_STOP: begin // Transmit stop bit (logic high) and return to idle
57                 if (clken) begin
58                     Tx <= 1'b1;
59                     state <= TX_STATE_IDLE;
60                 end
61             end
62             default: begin // Default case to handle unexpected states
```

```

62         Tx <= 1'b1; // Ensure line is idle
63         state <= TX_STATE_IDLE;
64     end
65 endcase
66 end
67
68 // Output busy signal when the transmitter is not in IDLE state
69 assign Tx_busy = (state != TX_STATE_IDLE);
70
71 endmodule
72

```

Synthesized circuit:





Receiver Implementation

Verilog code:

```
1 // Module: receiver
2 // Description: Implements a UART receiver that uses an FSM to handle data reception.
3 // It supports oversampling and handles synchronization issues by checking the received data
4 // across multiple clock cycles. The receiver processes data only when enabled by Rx_en.
5
6 module receiver (
7     input wire Rx,                // Serial input receiving data
8     input wire Rx_en,             // Receiver enable signal
9     output reg ready,             // Signal to indicate data is ready to be read
10    input wire ready_clr,          // Signal to clear the ready state
11    input wire clk_50m,           // System clock
12    input wire clken,             // Clock enable for controlling reception timing
13    output reg [7:0] data         // Output data register
14);
15
16    // Initialize ready and data signals
17    initial begin
18        ready = 1'b0;             // Set ready to 0 initially
19        data = 8'b0;             // Clear data initially
20    end
21
22    // Define states for the reception process
23    parameter RX_STATE_START = 2'b00; // Waiting for start bit
24    parameter RX_STATE_DATA = 2'b01; // Receiving data bits
25    parameter RX_STATE_STOP = 2'b10; // Checking stop bit
26
27    // Internal state registers
28    reg [1:0] state = RX_STATE_START; // Initial state
29    reg [3:0] sample = 0;             // Sample counter
30    reg [3:0] bit_pos = 0;            // Position in the data byte being received
31    reg [7:0] scratch = 8'b0;         // Temporary storage for the incoming data
32
33    // Process incoming data on the positive edge of the system clock
34    always @(posedge clk_50m) begin
35        if (ready_clr)
36            ready <= 1'b0; // Reset ready signal when cleared
37
38        if (clken && ~Rx_en) begin // Only process data if clock is enabled and Rx is not
39            enabled
40                case (state)
41                    RX_STATE_START: begin // Handle the start bit
42                        if (!Rx || sample != 0) // Check for the start condition
43                            sample <= sample + 1; // Increment sample counter
44                        if (sample == 15) begin // If a full bit has been sampled
45                            state <= RX_STATE_DATA; // Move to data receiving state
46                            bit_pos <= 0; // Reset bit position
47                            sample <= 0; // Reset sample counter
48                            scratch <= 0; // Clear scratch register
49                        end
50                    end
51                    RX_STATE_DATA: begin // Handle data reception
52                        sample <= sample + 1; // Increment sample counter
53                        if (sample == 8) begin // Midpoint of data bit sampling
54                            scratch[bit_pos[2:0]] <= Rx; // Store bit in scratch register
55                            bit_pos <= bit_pos + 1; // Move to the next bit
56                        end
57                        if (bit_pos == 8 && sample == 15) // If last bit sampled
58                            state <= RX_STATE_STOP; // Move to stop bit verification
59                    end
60                    RX_STATE_STOP: begin // Handle stop bit
61                        if (sample == 15 || (sample >= 8 && !Rx)) begin // Verify stop bit
62                            condition
63                                state <= RX_STATE_START; // Reset to start for new transmission
64                                data <= scratch; // Transfer received data
65                                ready <= 1'b1; // Indicate that data is ready
66                                sample <= 0; // Reset sample counter
67                            end else
68                                sample <= sample + 1; // Continue sampling stop bit
69                        end
70                    end
71                    default: begin // Default case to handle unexpected states
72                        state <= RX_STATE_START; // Reset to initial state
73                    end
74                endcase
75            end
76        end
77    end
78 endmodule
```

Synthesized circuit:



Baud rate Matching


Verilog code:

```
1  // Module: baudrate
2  // Description: This module divides a 50 MHz input clock to generate enable signals
3  // for both transmitting (Tx) and receiving (Rx) that operate at a baud rate of 115200.
4  // The Rx clock is additionally oversampled by 16x to increase the reliability of data
   reception.
5
6  module baudrate(
7      input wire clk_50m,          // Input clock at 50 MHz
8      output wire Rxclk_en,        // Enable signal for the Rx clock, oversampled
9      output wire Txclk_en        // Enable signal for the Tx clock
10 );
11
12     // Parameters for calculating the number of clock cycles per baud bit
13     parameter RX_ACC_MAX = 5000000 / (115200 * 16); // Calculate max count for Rx
   oversampled by 16x
14     parameter TX_ACC_MAX = 5000000 / 115200;        // Calculate max count for Tx
15     parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);    // Determine bit width needed for Rx
   accumulator
16     parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);    // Determine bit width needed for Tx
   accumulator
17
18     // Accumulators for baud rate generation
19     reg [RX_ACC_WIDTH - 1:0] rx_acc = 0; // Rx accumulator, initialized to 0
20     reg [TX_ACC_WIDTH - 1:0] tx_acc = 0; // Tx accumulator, initialized to 0
21
22     // Generate Rx and Tx clock enable signals
23     // Enable signals are active when accumulators reset
24     assign Rxclk_en = (rx_acc == 0);
25     assign Txclk_en = (tx_acc == 0);
26
27     // Baud rate clock generation for Rx
28     // This clock is oversampled by 16x for better sampling of incoming data
29     always @(posedge clk_50m) begin
30         if (rx_acc == RX_ACC_MAX - 1) // Check if the accumulator has reached its max value
31             rx_acc <= 0;                // Reset the accumulator
32         else
33             rx_acc <= rx_acc + 1;        // Increment the accumulator
34     end
35
36     // Baud rate clock generation for Tx
37     // This clock matches the baud rate of 115200 for data transmission
38     always @(posedge clk_50m) begin
39         if (tx_acc == TX_ACC_MAX - 1) // Check if the accumulator has reached its max value
40             tx_acc <= 0;                // Reset the accumulator
41         else
42             tx_acc <= tx_acc + 1;        // Increment the accumulator
43     end
44
45 endmodule
46
```

Synthesized circuit:

Date: May 08, 2024

Project: uart_tx_rx




Final UART Tx-Rx Circuit

Verilog code:

```
1  // Module: uart
2  // Description: This module integrates the components of a UART interface including
3  // a baud rate generator, a transmitter, and a receiver. It handles both transmitting
4  // and receiving data at a specified baud rate, controlled by enabling signals.
5
6  module uart(
7      input wire [7:0] data_in,    // 8-bit input data to be transmitted
8      input wire Tx_en,           // Enable signal for transmitter
9      input wire clear,           // Not used in this instantiation (consider removal if not
    required)
10     input wire clk_50m,          // System clock at 50 MHz
11     output wire Tx,              // Transmitted serial data output
12     output wire Tx_busy,         // Signal indicating transmitter is busy
13     input wire Rx,               // Received serial data input
14     input wire Rx_en,            // Enable signal for receiver
15     output wire ready,           // Signal to indicate data is ready to be read
16     input wire ready_clr,        // Signal to clear the ready state
17     output wire [7:0] data_out,  // 8-bit output data received
18     output [7:0] LEDR,           // LED output directly reflecting input data (for debugging
    or status)
19     output wire Tx2               // Duplicate of Tx for additional interfacing
20 );
21
22     // Assign LEDs to mirror input data for visual debugging or demonstration
23     assign LEDR = data_in;
24
25     // Duplicate the Tx signal to an additional output pin for further use
26     assign Tx2 = Tx;
27
28     // Internal connections for baud rate enable signals
29     wire Txclk_en, Rxclk_en;
30
31     // Instantiate the baud rate generator
32     baudrate uart_baud(
33         .clk_50m(clk_50m),
34         .Rxclk_en(Rxclk_en),    // Enable signal for the receiver clock
35         .Txclk_en(Txclk_en)     // Enable signal for the transmitter clock
36     );
37
38     // Instantiate the transmitter module
39     transmitter uart_Tx(
40         .data_in(data_in),
41         .Tx_en(Tx_en),
42         .clk_50m(clk_50m),
43         .clken(Txclk_en),       // Use Tx clock enable for transmitter operation
44         .Tx(Tx),
45         .Tx_busy(Tx_busy)
46     );
47
48     // Instantiate the receiver module
49     receiver uart_Rx(
50         .Rx(Rx),
51         .Rx_en(Rx_en),
52         .ready(ready),
53         .ready_clr(ready_clr),
54         .clk_50m(clk_50m),
55         .clken(Rxclk_en),       // Use Rx clock enable for receiver operation
56         .data(data_out)
57     );
58
59 endmodule
60
```


Synthesized circuit:



This implementation accepts an 8-bit input and transmits it from the transmitter. While transmitting, it is crucial to monitor the state of the Tx_en port. Subsequently, the receiver accepts this input and displays it on the LEDs. Similarly, in the receiver, it is essential to consider the state of the Rx_en port to begin receiving.


A small testbench is given below:

Test-bench.

Verilog code:

```
1 // Testbench Module: uart_TB
2 // Description: This testbench is designed to verify the functionality of a UART module
3 // by implementing a serial loopback. It transmits data bytes and checks if the received
4 // data matches the transmitted data. This ensures both the transmitter and receiver
5 // components of the UART are functioning correctly.
6
7 //`include "uart.v" // Include the UART module definition
8
9 module uart_TB();
10
11     // Testbench control signals
12     reg [7:0] data = 0; // Data to be transmitted
13     reg clk = 0; // Test clock signal
14     reg enable = 0; // Enable signal for transmitter
15     reg Rx_en = 0; // Enable signal for receiver
16
17     // UART module outputs to be monitored
18     wire Tx_busy; // Indicates if the transmitter is busy
19     wire ready; // Indicates if the receiver has data ready
20     wire [7:0] Rx_data; // Holds the data received from the UART
21
22     // Loopback wire for connecting Tx and Rx internally
23     wire loopback;
24     reg ready_clr = 0; // Signal to clear the 'ready' flag in the receiver
25
26     // Instantiation of the UART module
27     uart test_uart(
28         .data_in(data),
29         .Tx_en(enable),
30         .clk_50m(clk),
31         .Tx(loopback),
32         .Tx_busy(Tx_busy),
33         .Rx(loopback),
34         .ready(ready),
35         .ready_clr(ready_clr),
36         .Rx_en(Rx_en), // Connect the Rx_en signal
37         .data_out(Rx_data)
38     );
39
40     // Initial block to setup and start the test
41     initial begin
42         $dumpfile("uart.vcd"); // Set up the VCD file for waveform analysis
43         $dumpvars(0, uart_TB); // Record simulation data for all variables in the testbench
44
45         // Initial state of control signals
46         enable <= 1'b1; // Initially enable the transmitter
47         Rx_en <= 1'b1; // Initially enable the receiver
48         #2 enable <= 1'b0; // Disable after a short delay to simulate a transmission trigger
49         #2 Rx_en <= 1'b0; // Disable after a short delay
50     end
51
52     // Clock generation
53     always begin
54         #1 clk = ~clk; // Toggle the clock every time unit to simulate a 50MHz clock
55     end
56
57     // Check the received data when it is ready
58     always @(posedge ready) begin
59         #2 ready_clr <= 1; // Clear the ready signal after a delay to process the received
60         data
61         #2 ready_clr <= 0; // Reset the ready clear signal
62         if (Rx_data != data) begin
63             // If the received data does not match the sent data, print an error message
64             $display("FAIL: rx data %x does not match tx %x", Rx_data, data);
65             $finish; // End the simulation
66         end else begin
67             // Check for specific data value to determine end of the test
68             if (Rx_data == 8'h2) begin // Arbitrary end condition based on expected test
69                 data sequence
70                 $display("SUCCESS: all bytes verified");
71                 $finish; // End the simulation on success
72             end
73             // Prepare for the next test iteration
74             data <= data + 1'b1; // Increment the data to send
75             enable <= 1'b1; // Re-enable the transmitter
76             Rx_en <= 1'b1; // Re-enable the receiver
77             #2 enable <= 1'b0; // Toggle enable signals to mimic behavior
78             #2 Rx_en <= 1'b0;
79         end
80     end
81 endmodule
```

Simulated Waveform:



Codes given is an example of transmitter to transmit pre-defined byte and increment it 1 by 1:

```

1  module transmitter(
2      input wire wr_en,          // Enable wire to start
3      input wire clk_50m,       // Clock signal for the transmitter
4      input wire clken,         // Clock enable for the transmitter
5      output reg Tx,            // A single 1-bit register variable to hold transmitting bit
6      output wire Tx_busy       // Transmitter is busy signal
7  );
8
9  // Initialization
10 initial begin
11     Tx = 1'b1; // Initialize Tx to 1 to begin the transmission
12 end
13
14 // Define the 4 states using parameters
15 parameter TX_STATE_IDLE = 2'b00;
16 parameter TX_STATE_START = 2'b01;
17 parameter TX_STATE_DATA = 2'b10;
18 parameter TX_STATE_STOP = 2'b11;
19
20 // Data handling
21 reg [7:0] data_in = 8'b00000101;
22 reg [7:0] data = 8'h00;
23 reg [2:0] bit_pos = 3'h0;
24 reg [1:0] state = TX_STATE_IDLE;
25
26 // Timer counter to increment data_in every 2 seconds
27 reg [26:0] counter = 0; // 27-bit counter, enough to count up to 100 million
28
29 always @(posedge clk_50m) begin
30     // Increment the counter
31     counter <= counter + 1;
32     if (counter >= 100000000) begin
33         counter <= 0; // Reset the counter every 2 seconds
34         data_in <= data_in + 1; // Increment data_in
35     end
36 end
37
38 always @(posedge clk_50m) begin
39     case (state) // Consider the 4 states of the transmitter
40     TX_STATE_IDLE: begin
41         if (~wr_en) begin
42             state <= TX_STATE_START; // Assign the start signal to state
43             data <= data_in; // Assign input data vector to the current data
44             bit_pos <= 3'h0; // Assign the bit position to zero
45         end
46     end
47     TX_STATE_START: begin
48         if (clken) begin
49             Tx <= 1'b0; // Set Tx = 0 indicating transmission has started
50             state <= TX_STATE_DATA;
51         end
52     end
53     TX_STATE_DATA: begin
54         if (clken) begin
55             if (bit_pos == 3'h7) // Transmit all bits from 0 to 7
56                 state <= TX_STATE_STOP; // When bit position has finally reached 7, assign
57             else
58                 bit_pos <= bit_pos + 3'h1; // Increment the bit position
59             Tx <= data[bit_pos]; // Set Tx to the data value of the bit position
60         end
61     end
62     TX_STATE_STOP: begin
63         if (clken) begin
64             Tx <= 1'b1; // Set Tx = 1 after transmission has ended
65             state <= TX_STATE_IDLE; // Move to IDLE state once a transmission has been
66         end
67     end
68     default: begin
69         Tx <= 1'b1; // Always begin with Tx = 1 and state assigned to IDLE
70         state <= TX_STATE_IDLE;
71     end
72 endcase
73 end
74
75 assign Tx_busy = (state != TX_STATE_IDLE); // Assign the BUSY signal when the transmitter
76 // is not idle
77 endmodule
78

```