# **EN – 2111 Electronic Circuit Design**



## **UART Implementation in FPGA**

## **Group Members**

Navindu De Silva – 210097M Kumuthu De Zoysa – 210108C Dilshan N.L. – 210129P

#### Introduction


The report will discuss the implementation of a receiver and transmitter for transmitting one byte using UART between two FPGAs. It will also address how to synchronize the baud rates of the transmitter (Tx) and receiver (Rx). Additionally, an example testbench will be included to demonstrate the practical application of these concepts.

## **Transmitter Implementation**

```
// Module: transmitter
     // Description: This module simulates the behavior of a UART transmitter.
     // It takes an 8-bit data input and transmits it serially based on clock and enable signals.
     // The transmission process involves four states: IDLE, START, DATA, and STOP.
         input wire [7:0] data_in, // 8-bit input data to be transmitted
                               // Transmit enable signal
          input wire Tx_en,
                                      // 50 MHz clock signal
         input wire clk_50m,
         input wire clken,
                                      // Clock enable for controlling transmission timing
10
                                      // Serial output transmitting data bit-by-bit
// Signal indicating the transmitter is busy
11
         output reg Tx,
         output wire Tx_busy
13
          // Initial condition: Set the transmission line to high (idle state)
15
        initial begin
              Tx = 1'b1;
         // State definitions using 2-bit encoding for the finite state machine (FSM)
         parameter TX_STATE_IDLE = 2'b00; // IDLE state: waiting for enable signal parameter TX_STATE_START = 2'b01; // START state: start bit transmission parameter TX_STATE_DATA = 2'b10; // DATA state: data bits transmission
22
23
          parameter TX_STATE_STOP = 2'b11; // STOP state: stop bit transmission to complete the
2.4
     cvcle
25
         // Internal registers
26
                                             // Buffer to hold data being transmitted
         reg [7:0] data = 8'h00;
         reg [2:0] bit_pos = 3'h0;
                                              // Bit position counter for data transmission
         reg [1:0] state = TX_STATE_IDLE; // Current state of the FSM
31
         // FSM for controlling transmission based on state and clock signals
         always @ (posedge clk_50m) begin
              case (state)
33
34
                  TX_STATE_IDLE: begin // Wait for enable signal to start transmission
                       if (~Tx_en) begin
35
                           state <= TX_STATE_START;
36
                           data <= data_in; // Load data from input
bit_pos <= 3'h0; // Reset bit position</pre>
37
38
39
                       end
40
                   end
                  TX_STATE_START: begin // Transmit start bit (logic low)
                      if (clken) begin
                           state <= TX_STATE_DATA;
45
                      end
46
47
                  TX_STATE_DATA: begin // Transmit data bits
48
                       if (clken) begin
49
                           Tx <= data[bit_pos];
                           bit_pos <= bit_pos + 1;
if (bit_pos == 3'h7) // Check if all bits are transmitted</pre>
50
51
                               state <= TX_STATE_STOP;
53
                      end
                   TX_STATE_STOP: begin // Transmit stop bit (logic high) and return to idle
                      if (clken) begin
                           state <= TX_STATE_IDLE;</pre>
                   default: begin // Default case to handle unexpected states
```


```
Tx <= 1'b1; // Ensure line is idle
state <= TX_STATE_IDLE;
end
end
endcase
end


// Output busy signal when the transmitter is not in IDLE state
sasign Tx_busy = (state != TX_STATE_IDLE);
endmodule
endmodule
```



## **Receiver Implementation**

```
// Description: Implements a UART receiver that uses an FSM to handle data reception.
      // It supports oversampling and handles synchronization issues by checking the received data
      // across multiple clock cycles. The receiver processes data only when enabled by Rx_en.
                                            // Serial input receiving data
 8
           input wire Rx_en,
                                            // Receiver enable signal
                                            // Signal to indicate data is ready to be read
           output reg ready,
           input wire ready_clr,
                                            // Signal to clear the ready state
           input wire clk_50m,
                                            // System clock
                                            // Clock enable for controlling reception timing
           input wire clken,
           output reg [7:0] data
                                            // Output data register
15
           // Initialize ready and data signals
           initial begin
               ready = 1'b0;
                                            // Set ready to 0 initially
                data = 8'b0;
                                            // Clear data initially
          end
20
21
           // Define states for the reception process
          parameter RX_STATE_START = 2'b00; // Waiting for start bit
parameter RX_STATE_DATA = 2'b01; // Receiving data bits
parameter RX_STATE_STOP = 2'b10; // Checking stop bit
25
26
           // Internal state registers
           reg [1:0] state = RX_STATE_START; // Initial state
           reg [3:0] sample = 0;
30
           reg [3:0] bit_pos = 0;
                                                       // Position in the data byte being received
31
           reg [7:0] scratch = 8'b0;
                                                      // Temporary storage for the incoming data
32
33
           // Process incoming data on the positive edge of the system clock
           always @(posedge clk_50m) begin
35
36
                     ready <= 1'b0; // Reset ready signal when cleared
                if (clken && ~Rx_en) begin // Only process data if clock is enabled and Rx is not
38
      enabled
39
                     case (state)
40
                          RX_STATE_START: begin // Handle the start bit
                              if (!Rx || sample != 0) // Check for the start condition
    sample <= sample + 1; // Increment sample counter
if (sample == 15) begin // If a full bit has been sampled</pre>
41
42
                                    state <= RX_STATE_DATA; // Move to data receiving state
                                    bit_pos <= 0;  // Reset bit position
sample <= 0;  // Reset sample counter
scratch <= 0;  // Clear scratch register</pre>
                          RX_STATE_DATA: begin // Handle data reception
                               sample <= sample + 1; // Increment sample counter
if (sample == 8) begin // Midpoint of data bit sampling</pre>
51
52
                                    scratch[bit_pos[2:0]] <= Rx; // Store bit in scratch register
bit_pos <= bit_pos + 1; // Move to the next bit</pre>
53
                               if (bit_pos == 8 && sample == 15) // If last bit sampled
    state <= RX_STATE_STOP; // Move to stop bit verification</pre>
57
58
                          RX_STATE_STOP: begin // Handle stop bit
59
                               if (sample == 15 || (sample >= 8 && !Rx)) begin // Verify stop bit
      condition
                                   state <= RX_STATE_START; // Reset to start for new transmission</pre>
                                   data <= scratch; // Transfer received data
ready <= 1'b1; // Indicate that data is ready
sample <= 0; // Reset sample counter</pre>
64
65
                              end else
                                   sample <= sample + 1; // Continue sampling stop bit</pre>
                         default: begin // Default case to handle unexpected states
68
                             state <= RX_STATE_START; // Reset to initial state</pre>
                    endcase
               end
      endmodule
```






## **Baud rate Matching**

```
// Module: baudrate
     // Description: This module divides a 50 MHz input clock to generate enable signals
 3
     // for both transmitting (Tx) and receiving (Rx) that operate at a baud rate of 115200.
    // The Rx clock is additionally oversampled by 16x to increase the reliability of data
 4
     reception.
 5
     module baudrate(
         input wire clk_50m,
                                    // Input clock at 50 MHz
 8
         output wire Rxclk_en,
                                   // Enable signal for the Rx clock, oversampled
         output wire Txclk_en
 9
                                   // Enable signal for the Tx clock
10
    );
11
         // Parameters for calculating the number of clock cycles per baud bit
12
13
         parameter RX_ACC_MAX = 500000000 / (115200 * 16); // Calculate max count for Rx
     oversampled by 16x
                                                           // Calculate max count for Tx
14
        parameter TX_ACC_MAX = 50000000 / 115200;
         parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
                                                           // Determine bit width needed for Rx
15
16
       parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
                                                          // Determine bit width needed for Tx
     accumulator
17
         // Accumulators for baud rate generation
18
         reg [RX_ACC_WIDTH - 1:0] rx_acc = 0; // Rx accumulator, initialized to 0
reg [TX_ACC_WIDTH - 1:0] tx_acc = 0; // Tx accumulator, initialized to 0
19
2.0
21
22
         // Generate Rx and Tx clock enable signals
23
         // Enable signals are active when accumulators reset
24
         assign Rxclk_en = (rx_acc == 0);
         assign Txclk_en = (tx_acc == 0);
2.5
2.7
         // Baud rate clock generation for Rx
28
         // This clock is oversampled by 16x for better sampling of incoming data
29
         always @(posedge clk_50m) begin
30
             if (rx_acc == RX_ACC_MAX - 1) // Check if the accumulator has reached its max value
31
                 rx_acc <= 0;
                                             // Reset the accumulator
32
             else
33
                 rx_acc <= rx_acc + 1;
                                           // Increment the accumulator
34
         end
35
36
         // Baud rate clock generation for Tx
37
         // This clock matches the baud rate of 115200 for data transmission
38
         always @(posedge clk_50m) begin
39
             if (tx_acc == TX_ACC_MAX - 1) // Check if the accumulator has reached its max value
                 tx_acc <= 0;
40
                                             // Reset the accumulator
41
42
                 tx_acc <= tx_acc + 1;  // Increment the accumulator</pre>
43
         end
44
4.5
     endmodule
46
```






Page 1 of 1 Revision: uart\_tx\_rx

#### **Final UART Tx-Rx Circuit**

```
// Module: uart
1
     // Description: This module integrates the components of a UART interface including
    // a baud rate generator, a transmitter, and a receiver. It handles both transmitting
    // and receiving data at a specified baud rate, controlled by enabling signals.
 5
    module uart(
         input wire [7:0] data_in,  // 8-bit input data to be transmitted
 8
         input wire Tx_en,
                                    // Enable signal for transmitter
9
         input wire clear,
                                    // Not used in this instantiation (consider removal if not
    required)
10
        input wire clk_50m,
                                    // System clock at 50 MHz
11
         output wire Tx,
                                    // Transmitted serial data output
                                    // Signal indicating transmitter is busy
12
         output wire Tx_busy,
1.3
         input wire Rx,
                                    // Received serial data input
14
        input wire Rx_en,
                                    // Enable signal for receiver
15
         output wire ready,
                                    // Signal to indicate data is ready to be read
16
         input wire ready_clr,
                                    // Signal to clear the ready state
         output wire [7:0] data_out, // 8-bit output data received
17
                                    // LED output directly reflecting input data (for debugging
18
         output [7:0] LEDR,
    or status)
19
         output wire Tx2
                                    // Duplicate of Tx for additional interfacing
2.0
    );
21
22
         // Assign LEDs to mirror input data for visual debugging or demonstration
23
         assign LEDR = data_in;
2.4
2.5
         // Duplicate the Tx signal to an additional output pin for further use
26
         assign Tx2 = Tx;
27
         // Internal connections for baud rate enable signals
28
29
         wire Txclk_en, Rxclk_en;
30
31
         // Instantiate the baud rate generator
32
        baudrate uart_baud(
3.3
             .clk_50m(clk_50m),
34
             .Rxclk_en(Rxclk_en),
                                    // Enable signal for the receiver clock
                                    // Enable signal for the transmitter clock
35
             .Txclk_en(Txclk_en)
36
        );
37
         // Instantiate the transmitter module
38
39
         transmitter uart_Tx(
40
            .data_in(data_in),
41
             .Tx_en(Tx_en),
42
             .clk_50m(clk_50m),
43
                                   // Use Tx clock enable for transmitter operation
             .clken(Txclk_en),
44
             .Tx(Tx),
4.5
             .Tx_busy(Tx_busy)
46
47
48
        // Instantiate the receiver module
49
        receiver wart Rx(
50
             .Rx(Rx),
51
            .Rx en(Rx en),
52
             .ready(ready),
53
             .ready_clr(ready_clr),
54
             .clk_50m(clk_50m),
             .clken(Rxclk_en),
                                    // Use Rx clock enable for receiver operation
56
             .data(data_out)
57
         );
5.8
59
    endmodule
60
```




This implementation accepts an 8-bit input and transmits it from the transmitter. While transmitting, it is crucial to monitor the state of the Tx\_en port. Subsequently, the receiver accepts this input and displays it on the LEDs. Similarly, in the receiver, it is essential to consider the state of the Rx\_en port to begin receiving.

A small testbench is given below:

#### **Test-bench.**

```
// Testbench Module: uart TB
      // Description: This testbench is designed to verify the functionality of a UART module
      // by implementing a serial loopback. It transmits data bytes and checks if the received // data matches the transmitted data. This ensures both the transmitter and receiver
      // components of the UART are functioning correctly.
      //`include "uart.v" // Include the UART module definition
     module uart_TB();
           // Testbench control signals
           reg [7:0] data = 0;
reg clk = 0;
                                       // Data to be transmitted
// Test clock signal
12
           reg enable = 0;
                                          // Enable signal for transmitter
           reg Rx_en = 0;
                                         // Enable signal for receiver
15
           // UART module outputs to be monitored
                                        // Indicates if the transmitter is busy
// Indicates if the receiver has data ready
18
           wire Tx_busy;
20
           wire [7:0] Rx_data;
                                         // Holds the data received from the UART
21
           // Loopback wire for connecting Tx and Rx internally
23
           wire loopback;
          reg ready_clr = 0;
                                         // Signal to clear the 'ready' flag in the receiver
           // Instantiation of the UART module
26
          uart test_uart(
              .data_in(data),
29
                .Tx en(enable).
               .clk_50m(clk),
31
                .Tx(loopback),
32
                .Tx busy(Tx busy).
               .Rx(loopback),
34
                .ready(ready),
                ready_clr(ready_clr),
.Rx en(Rx_en), // Connect the Rx_en signal
35
37
                .data_out(Rx_data)
38
40
           \ensuremath{//} Initial block to setup and start the test
41
          initial begin
               Sdumpfile("uart.vcd"); // Set up the VCD file for waveform analysis $dumpvars(0, uart_TB); // Record simulation data for all variables in the testbench
43
               rantial state of control signals
enable <= 1'b1; // Initially enable the transmitter
Rx_en <= 1'b1; // Initially enable the receiver
#2 enable <= 1'b0; // Disable after a short delay to simulate a transmission trigger
#2 Rx_en <= 1'b0; // Disable after a short delay</pre>
46
49
50
51
           // Clock generation
52
          always begin
54
               \#1 clk = \simclk; // Toggle the clock every time unit to simulate a 50MHz clock
55
57
           // Check the received data when it is ready
58
          always @(posedge ready) begin
59
                #2 ready_clr <= 1; // Clear the ready signal after a delay to process the received
      data
60
                #2 ready_clr <= 0; // Reset the ready clear signal
61
                if (Rx_data != data) begin
                      // If the received data does not match the sent data, print an error message
62
                      $display("FAIL: rx data %x does not match tx %x", Rx_data, data);
63
                      $finish; // End the simulation
65
                end else begin
                     // Check for specific data value to determine end of the test if (Rx_data == 8'h2) begin // Arbitrary end condition based on expected test
66
67
      data sequence
68
                          $display("SUCCESS: all bytes verified");
                          $finish; // End the simulation on success
69
                      // Prepare for the next test iteration
                     data <= data + 1'b1; // Increment the data to send
enable <= 1'b1; // Re-enable the transmitter</pre>
                     enable <= 1'b1;
Rx_en <= 1'b1;
73
                                                 // Re-enable the receiver
                     #2 enable <= 1'b0;
#2 Rx_en <= 1'b0;
                                                 // Toggle enable signals to mimic behavior
76
                end
           end
      endmodule
```

#### **Simulated Waveform:**



#### Codes given is an example of transmitter to transmit pre-defined byte and increment it 1 by 1:

```
module transmitter(
   input wire wr_en,
   input wire clk_50m,
   input wire clken,
                                                           // Enable wire to start
// Clock signal for the transmitter
// Clock enable for the transmitter
// A single 1-bit register variable to hold transmitting bit
// Transmitter is busy signal
        // initialization initial begin   
Tx = 1'bl; // Initialize Tx to 1 to begin the transmission end
         // Define the 4 states using parameters parameter TX_STATE_IDLE = 2'b00; parameter TX_STATE_START = 2'b01; parameter TX_STATE_DATA = 2'b10; parameter TX_STATE_STOP = 2'b11;
         // Data handling
reg [7:0] data_in = 8'b00001011;
reg [7:0] data = 8'n00;
reg [2:0] bit_pos = 3'n0;
reg [1:0] state = TX_STATE_IDLE;
         // Timer counter to increment data_in every 2 seconds
reg [26:0] counter = 0; // 27-bit counter, enough to count up to 100 million
         29
30
31
32
33
34
35
36
37
38
39
40
                 end
         always @(posedge clk_50m) begin
   case (state) // Consider the 4 states of the transmitter
   TX_STATE_IDLE: begin
               IX_STATE_IDLE: begin

if (~wr_en) begin

if (~wr_en) begin

state <= TX_STATE_START; // Assign the start signal to state

data <= data_in; // Assign input data vector to the current data

bit_pos <= 3*h0; // Assign the bit position to zero

end

end

ry control of the current data

end

ry control of the transmitter
 41
 42
43
44
45
46
47
48
49
50
51
52
53
55
56
                TX_STATE_START: begin
                      if (clken) begin
  Tx <= 1'b0; // Set Tx = 0 indicating transmission has started
  state <= TX_STATE_DATA;</pre>
                TX STATE DATA: begin
         if (bit_pos == 3'h7) // Transmit all bits from 0 to 7
state <= TX_STATE_STOP; // When bit position has finally reached 7, assign
state to stop transmission
 57
58
59
60
61
                               bit_pos <= bit_pos + 3'h1; // Increment the bit position
IX <= data[bit_pos]; // Set Tx to the data value of the bit position</pre>
                         if (clken) begin
  Tx <= 1'bl; // Set Tx = 1 after transmission has ended
  state <= TX_STATE_IDLE; // Move to IDLE state once a transmission has been</pre>
 64
65
          completed
 66
67
68
69
70
71
72
73
74
75
                 default: begin
  Tx <= 1'b1; // Always begin with Tx = 1 and state assigned to IDLE
  state <= TX_STATE_IDLE;
end</pre>
          endmodule
```