

Department of Electronic & Telecommunication Engineering, University of Moratuwa, Sri Lanka.

UART Assignment - Group 10

A.A.W.L.R.Amarasinghe	210031H
Y.W.S.P.Amarasinghe	210035A
D.N.Amarathunga	210037G

Submitted in partial fulfillment of the requirements for the module ${\rm EN2111}$ - Electronic Circuit Design

7th of May 2024

Contents

1	Introduction	2
2	Verilog RTL Code 2.1 Transmitter	3 3
	2.2 Receiver 2.3 Testbench 2.4 Baudrate generator 2.5 Top level module	5 6
3	Simulation Results	7
4	FPGA Implementation	8

1 Introduction

The DE0-nano FPGA board can be used to implement a UART transceiver. UART is a communication protocol for serial data exchange between two devices. In UART, the transmitter converts parallel data to serial form and transmits it, while the receiver converts the received serial data back to parallel form.

UART communication is asynchronous, meaning there is no clock signal for synchronization. Start and stop bits are used to mark the beginning and end of data packets. The receiver reads incoming bits at a specific baud rate, which determines the data transfer speed. Matching baud rates between the transmitter and receiver is crucial for successful data transfer.

To implement UART on the DE0-nano FPGA board, you need to design the UART module in Verilog, write a testbench for simulationDE0-nano board to the corresponding pins of the device you want to communicate with.

2 Verilog RTL Code

2.1 Transmitter

```
Date: May 06, 2024
                                                                            transmitter.v
                                                                                                                                                 Project: uart tx rx
             module transmitter( input wire [7:0] data_in, //input data as an 8-bit regsiter/vector input wire wr_en, //e nable wire to start input wire clk_50m, input wire clken, //clock signal for the transmitter output reg Tx, //a single 1-bit register variable to hold
      5
             transmitting bit
                                                 output wire Tx_busy //transmitter is busy signal
             initial begin
     10
11
12
13
                   Tx = 1 bl; //initialize Tx = 1 to begin the transmission
             end
//Define the 4 states using 00,01,10,11 signals
parameter TX_STATE_IDLE = 2'b00;
parameter TX_STATE_START = 2'b01;
parameter TX_STATE_DATA = 2'b10;
parameter TX_STATE_STOP = 2'b11;
     17
             reg [7:0] data = 8'h00; //set an 8-bit register/vector as data,initially equal to 00000000
reg [2:0] bit_pos = 3'h0; //bit position is a 3-bit register/vector, initially equal to 00
reg [1:0] state = TX_STATE_IDLE; //state is a 2 bit register/vector,initially equal to 00
     19
     22
             always @(posedge clk_50m) begin
                  case (state) //Let us consider the 4 states of the transmitter
TX_STATE_IDLE: begin //we define the conditions for idle or NOT-BUSY state
     23
                        if (~wr_en) begin
                             can_en; en; design
state <= TX_STATE_START; //assign the start signal to state
data <= data_in; //we assign input data vector to the current data
bit_pos <= 3'h0; //we assign the bit position to zero</pre>
     26
27
     28
29
                       end
                  end
     30
                  TX_STATE_START: begin //we define the conditions for the transmission start state
     31
     32
33
34
                       Tx <= 1'b0; //set Tx = 0 indicating transmission has started
state <= TX_STATE_DATA;</pre>
                  end
end
TY
     35
36
     37
                  TX_STATE_DATA: begin
                       if (clken) begin
  if (bit_pos == 3'h7) //we keep assigning Tx with the data until all bits have
     38
             been transmitted from 0 to 7
     40
                                 state <= TX_STATE_STOP; // when bit position has finally reached 7, assign
             state to stop transmission
     41
                            else
                             bit_pos <= bit_pos + 3'h1; //increment the bit position by 001
Tx <= data[bit_pos]; //Set Tx to the data value of the bit position ranging from
     42
43
             0-7
                  end
end
TY
                  TX_STATE_STOP: begin
if (clken) begin
Tx <= l'bl; //set Tx = 1 after transmission has ended
state <= TX_STATE_IDLE; //Move to IDLE state once a transmission has been
     46
47
     49
             completed
     50
                  end
end
     51
                  default: begin
  Tx <= 1'b1; // always begin with Tx = 1 and state assigned to IDLE
  state <= TX_STATE_IDLE;</pre>
     52
53
     54
     55
56
            endcase
end
                  end
     57
58
             assign Tx\_busy = (state != TX\_STATE\_IDLE); //we assign the BUSY signal when the transmitter is not idle
     59
     60
     61
              endmodule
```

Figure 1: Transmitter Verilog code

2.2 Receiver

```
Date: May 06, 2024
                                                                                                                                                                                          Project: uart tx rx
                                                                                                    receiver.v
                 module receiver (input wire Rx,
                                                        output reg ready,
input wire ready_clr,
input wire clk_50m,
                                                                                                             // default 1 bit reg
                                                        input wire clken,
output reg [7:0] data // 8 bit register
                 initial begin
                       ready = 1'b0; // initialize ready = 0
data = 8'b0; // initialize data as 00000000
      11
                 end
                 // Define the 4 states using 00,01,10 signals parameter RX_STATE_START = 2'b00; parameter RX_STATE_DATA = 2'b01;
      13
      14
                 parameter RX_STATE_STOP
                                                                          = 2'b10;
      16
                 reg [1:0] state = RX_STATE_START; // state is a 2-bit register/vector, initially equal to 0
reg [3:0] sample = 0; // This is a 4-bit register
reg [3:0] bit_pos = 0; // bit position is a 4-bit register/vector, initially equal to 000
reg [7:0] scratch = 8'b0; // An 8-bit register assigned to 00000000
      17
      18
19
      21
22
                 always @(posedge clk_50m) begin
      23
24
25
                        if (ready_clr)
  ready <= 1'b0; // This resets ready to 0</pre>
      26
                       if (clken) begin
                              (CIREN) begin
case (state) // Let us consider the 3 states of the receiver
RX_STATE_START: begin // we define condtions for starting the receiver
if (!Rx || sample != 0) // start counting from the first low sample
    sample <= sample + 4'bl; // increment by 0001
if (sample == 15) begin // once a full bit has been sampled
    state <= RX_STATE_DATA; // start collecting data bits
    bit nos <= 0.</pre>
      27
28
      30
31
      32
34
35
36
37
38
39
40
                                           bit_pos <= 0;
sample <= 0;</pre>
                                           scratch <= 0;
                                     end
                              end
                             end
RX_STATE_DATA: begin // we define conditions for starting the data colleting
sample <= sample + 4'b1; // increment by 0001
if (sample == 4'h8) begin // we keep assigning Rx data until all bits have 01 to
    scratch[bit_pos[2:0]] <= Rx;
    bit_pos <= bit_pos + 4'b1; // increment by 0001
end</pre>
      41
42
43
                                    if (bit_pos == 8 && sample == 15) // when a full bit has been sampled and state <= RX_STATE_STOP; // bit position has finally reached 7, assign state
      44
      45
                 to stop
      46
                              end
      47
48
                              RX_STATE_STOP: begin
                                      * Our baud clock may not be running at exactly the
* same rate as the transmitter. If we thing that
* we're at least half way into the stop bit, allow
      50
51
52
53
54
55
56
57
58
59
60
                                           transition into handling the next start bit.
                                    if (sample == 15 || (sample >= 8 && !Rx)) begin
state <= RX_STATE_START;
data <= ~scratch;
ready <= 1'b1;
sample <= 0;
end</pre>
                                     end
                                     else begin
                                    sample <= sample + 4'b1;
end
      61
62
      63
64
65
                              default: begin
    state <= RX_STATE_START; // always begin with state assigned to START</pre>
      66
67
                              end
                      endcase
end
      68
                 end
      69
                 endmodule
```

Figure 2: Receiver Verilog code

2.3 Testbench

```
Date: May 06, 2024
                                                                                             uart_TB.v
                                                                                                                                                                             Project: uart_tx_rx
               //This is a simple testbench for UART Tx and Rx. 
//The Tx and Rx pins have been connected together creating a serial loopback. 
//We check if we receive what we have transmitted by sending incremeting data bytes.
               //It sends out byte 0xAB over the transmitter
//It then exercises the receive by receiving byte 0x3F
//`include "uart.v"
     8
9
10
               module uart_TB();
               reg [7:0] data = 0;
reg clk = 0;
reg enable = 0;
     11
12
13
14
15
16
17
               wire Tx_busy;
               wire rdy;
wire [7:0] Rx_data;
     18
19
               wire loopback;
     20
21
22
23
24
25
26
27
28
                reg ready_clr = 0;
               uart test_uart(.data_in(data),
                                              .clk_SOm(clk),
.clk_SOm(clk),
.Tx(loopback),
.Tx_busy(Tx_busy),
.Rx(loopback),
                                              .ready(ready),
.ready_clr(ready_clr),
     .data_out(Rx_data)
);
              );
initial begin
$dumpfile("uart.vcd");
$dumpvars(0, uart_TB);
enable <= 1'b1;
#2 enable <= 1'b0;
end
                always begin
                #1 clk = \sim clk;end
               end
always @(posedge ready) begin
#2 ready_clr <= 1;
#2 ready_clr <= 0;
if (Rx_data != data) begin
$display("FAIL: rx data %x does not match tx %x", Rx_data, data);
$finish;
end</pre>
                      end
                      else begin
  if (Rx_data == 8'h2) begin //Check if received data is 11111111
  $display("SUCCESS: all bytes verified");
                                  Sfinish;
                           data <= data + 1'b1;
enable <= 1'b1;
#2 enable <= 1'b0;
                      end
                end
endmodule
```

Figure 3: Testbench Verilog code

2.4 Baudrate generator

Figure 4: Baudrate generator Verilog code

2.5 Top level module

Figure 5: Top Level module Verilog code

3 Simulation Results




Figure 6: Simulation Results

4 FPGA Implementation



Figure 7: FPGA Implementation




Figure 8: FPGA Implementation