



Department of Electronic and Telecommunication Engineering
University of Moratuwa

Stage 1 - Individual Project

Non-pipelined Single Stage (Cycle) CPU Design

THILAKARATHNE D.L.J.

200650U

This report is submitted as a partial fulfilment of module EN3021 - Digital System Design

October 16, 2023

Abstract

This project involves the design and implementation of a 32-bit non-pipelined RISC-V processor using Micro-programming with a 3-bus structure, specifically focusing on the RV32I instruction set. The task entails the inclusion of three classes of instructions: computational (R and I types), memory access (I and S types), and control flow (SB type). Additionally, two new instructions, MEMCOPY and MUL, are to be integrated, with MEMCOPY capable of copying an array of size N (with a constraint of $N \leq 1$), and MUL intended for unsigned multiplication. This is a comprehensive report encompassing resource utilization.

1 Background

The RISC-V architecture is a reduced instruction set computer (RISC) instruction set architecture (ISA). RISC-V ISAs are based on the principle that a small number of simple instructions can be combined to perform any computing task. This approach makes RISC-V processors simpler to design and implement, and it can also lead to performance improvements.

Micro-programming is a technique for implementing a computer's ISA using a smaller set of more basic instructions. This is done by storing the micro-instructions in a control memory, which is read by the processor to determine what to do next. Micro-programming allows for greater flexibility in the design of the processor, but it can also lead to a decrease in performance.

The 3-bus structure is a common bus architecture for micro-programmed processors. In this architecture, there are three separate buses: the address bus, the data bus, and the control bus. The address bus is used to address memory locations, the data bus is used to transfer data between the processor and memory, and the control bus is used to transmit control signals between the processor and other components of the system.

The RISC-V architecture is an open-source ISA, which means that anyone can design and implement a RISC-V processor without having to pay royalties. This has led to a growing ecosystem of RISC-V hardware and software.

RISC-V processors are being used in a wide range of applications, from embedded systems to supercomputers. RISC-V is also being used in research projects to develop new types of computer architectures.

2 Design Overview

The 32-bit non-pipelined RISC-V processor was developed with a primary focus on achieving efficient execution and simplicity in design. The architecture leveraged a Micro-programming approach, enabling a systematic and structured implementation of the RV32I instruction set. The processor was equipped with a 3-bus structure to facilitate efficient data transfer and processing. Initial efforts were dedicated to the successful integration of the computational instructions, covering both the R and I types, along with the essential memory access instructions, encompassing the I and S types. The control flow instructions, specifically of the SB type, were seamlessly incorporated to ensure robust program control within the processor.

The design emphasized a balance between computational power and resource utilization, ensuring a streamlined execution of instructions while maintaining optimal hardware usage. Leveraging the foundational elements of the RV32I instruction set, the processor was able to perform fundamental arithmetic and logical operations efficiently. The instruction decoding and execution were meticulously structured to minimize latency and maximize throughput, thereby enabling swift processing of complex instructions.

In the subsequent phase of the design, emphasis was placed on integrating two new instructions, MEMCOPY and MUL, to enhance the processor's functionality. MEMCOPY was tailored to efficiently copy arrays of variable sizes while adhering to predefined constraints to optimize memory usage. On the other hand, the MUL instruction was introduced to facilitate unsigned multiplication, thereby expanding the processor's arithmetic capabilities beyond the limitations of the original RV32I instruction set. This design modification aimed to enhance the processor's versatility and utility, catering to a broader range of computational requirements.

3 Implementation

The implementation phase involved the utilization of System Verilog, a hardware description language (HDL), to construct the various modules and components of the processor design. Initially, Intel Quartus Prime was employed as the primary software tool for RTL development and synthesis. However, to leverage more advanced features and achieve a streamlined development process, the decision was made to transition to Vivado.

Vivado's user-friendly interface and intelligent design capabilities significantly expedited the implementation process, allowing for smoother integration of the new instructions and efficient debugging of any potential issues. The tool's robust synthesis and optimization features facilitated the effective utilization of hardware resources, ensuring optimal performance of the final processor design. Through the systematic use of Vivado, the processor's architecture was meticulously translated into synthesizable RTL files, ready for further analysis and verification.

3.1 Modelling

In the initial stages of the project, the focus was on the fundamental structural modelling of the system, starting with the implementation of a Prefix Adder, deemed the optimal choice for a 32-bit scenario. However, during the course of the implementation process, it became evident that Vivado, with its intelligent features, could automatically select the most suitable option if behavioral modelling was adopted. As a result, the decision was made to shift to behavioral modelling to leverage Vivado's advanced capabilities and streamline the implementation process (ML based logic optimization). This transition allowed for a more efficient and optimized design approach, ultimately contributing to the enhanced performance and functionality of the processor.

4 MEMCOPY

The micro-instruction memory was intentionally designed for this specific purpose. The underlying concept was to establish a repository for singular instructions within the instruction memory. These instructions are subsequently decoded by the control unit, functioning over a duration of two clock cycles as micro-instructions. These micro-instructions are meticulously stored within the micro-instruction memory.

5 MUL

The MUL instruction involves the execution of a specific implementation, whereby the Arithmetic Logic Unit (ALU) undertakes the multiplication of the two provided operands. This process parallels the operation of the add instruction in a similar manner.

However, the concern lies in the potential for overflow to manifest during the multiplication of two binary numbers, each comprising 32 bits. The limits for the operands of the MUL instruction are as follows:

- The operands must be unsigned integers.
- The operands can be any two registers, or a register and an immediate value.
- The immediate value can be a 12-bit signed integer, or a 20-bit unsigned integer.

6 Resource Utilization

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

```
-----
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date        : Mon Oct 16 21:39:34 2023
| Host        : DESKTOP-G3EKPRB running 64-bit major release (build 9200)
| Command     : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
| Design      : processor
| Device      : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
-----
```

Utilization Design Information

Table of Contents

- ```

1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists
```

#### 1. Slice Logic

| Site Type             | Used | Fixed | Prohibited | Available | Util% |
|-----------------------|------|-------|------------|-----------|-------|
| Slice LUTs*           | 0    | 0     | 0          | 20800     | 0.00  |
| LUT as Logic          | 0    | 0     | 0          | 20800     | 0.00  |
| LUT as Memory         | 0    | 0     | 0          | 9600      | 0.00  |
| Slice Registers       | 0    | 0     | 0          | 41600     | 0.00  |
| Register as Flip Flop | 0    | 0     | 0          | 41600     | 0.00  |
| Register as Latch     | 0    | 0     | 0          | 41600     | 0.00  |
| F7 Muxes              | 0    | 0     | 0          | 16300     | 0.00  |
| F8 Muxes              | 0    | 0     | 0          | 8150      | 0.00  |

\* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. R  
Warning! LUT value is adjusted to account for LUT combining.

#### 1.1 Summary of Registers by Type

| Total | Clock Enable | Synchronous | Asynchronous |
|-------|--------------|-------------|--------------|
| 0     | -            | -           | -            |
| 0     | -            | -           | Set          |
| 0     | -            | -           | Reset        |
| 0     | -            | Set         | -            |
| 0     | -            | Reset       | -            |
| 0     | Yes          | -           | -            |
| 0     | Yes          | -           | Set          |
| 0     | Yes          | -           | Reset        |

|         |  |     |  |       |  |   |  |
|---------|--|-----|--|-------|--|---|--|
| 0       |  | Yes |  | Set   |  | - |  |
| 0       |  | Yes |  | Reset |  | - |  |
| +-----+ |  |     |  |       |  |   |  |

## 2. Memory

| Site Type      | Used | Fixed | Prohibited | Available | Util% |
|----------------|------|-------|------------|-----------|-------|
| Block RAM Tile | 0    | 0     | 0          | 50        | 0.00  |
| RAMB36/FIFO*   | 0    | 0     | 0          | 50        | 0.00  |
| RAMB18         | 0    | 0     | 0          | 100       | 0.00  |

\* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36

## 3. DSP

| Site Type | Used | Fixed | Prohibited | Available | Util% |
|-----------|------|-------|------------|-----------|-------|
| DSPs      | 0    | 0     | 0          | 90        | 0.00  |

## 4. IO and GT Specific

| Site Type                   | Used | Fixed | Prohibited | Available | Util% |
|-----------------------------|------|-------|------------|-----------|-------|
| Bonded IOB                  | 32   | 0     | 0          | 106       | 30.19 |
| Bonded IPADs                | 0    | 0     | 0          | 10        | 0.00  |
| Bonded OPADs                | 0    | 0     | 0          | 4         | 0.00  |
| PHY_CONTROL                 | 0    | 0     | 0          | 5         | 0.00  |
| PHASER_REF                  | 0    | 0     | 0          | 5         | 0.00  |
| OUT_FIFO                    | 0    | 0     | 0          | 20        | 0.00  |
| IN_FIFO                     | 0    | 0     | 0          | 20        | 0.00  |
| IDELAYCTRL                  | 0    | 0     | 0          | 5         | 0.00  |
| IBUFDS                      | 0    | 0     | 0          | 104       | 0.00  |
| GTPE2_CHANNEL               | 0    | 0     | 0          | 2         | 0.00  |
| PHASER_OUT/PHASER_OUT_PHY   | 0    | 0     | 0          | 20        | 0.00  |
| PHASER_IN/PHASER_IN_PHY     | 0    | 0     | 0          | 20        | 0.00  |
| IDELAYE2/IDELAYE2_FINEDELAY | 0    | 0     | 0          | 250       | 0.00  |
| IBUFDS_GTE2                 | 0    | 0     | 0          | 2         | 0.00  |
| ILOGIC                      | 0    | 0     | 0          | 106       | 0.00  |
| OLOGIC                      | 0    | 0     | 0          | 106       | 0.00  |

## 5. Clocking

| Site Type  | Used | Fixed | Prohibited | Available | Util% |
|------------|------|-------|------------|-----------|-------|
| BUFGCTRL   | 0    | 0     | 0          | 32        | 0.00  |
| BUFIO      | 0    | 0     | 0          | 20        | 0.00  |
| MMCME2_ADV | 0    | 0     | 0          | 5         | 0.00  |
| PLLE2_ADV  | 0    | 0     | 0          | 5         | 0.00  |

|                                       |  |   |  |   |  |   |  |    |  |      |  |
|---------------------------------------|--|---|--|---|--|---|--|----|--|------|--|
| BUFMRCE                               |  | 0 |  | 0 |  | 0 |  | 10 |  | 0.00 |  |
| BUFHCE                                |  | 0 |  | 0 |  | 0 |  | 72 |  | 0.00 |  |
| BUFR                                  |  | 0 |  | 0 |  | 0 |  | 20 |  | 0.00 |  |
| +-----+-----+-----+-----+-----+-----+ |  |   |  |   |  |   |  |    |  |      |  |

## 6. Specific Feature

-----

| +-----+-----+-----+-----+-----+-----+ |  |      |  |       |  |            |  |           |  |       |  |
|---------------------------------------|--|------|--|-------|--|------------|--|-----------|--|-------|--|
| Site Type                             |  | Used |  | Fixed |  | Prohibited |  | Available |  | Util% |  |
| +-----+-----+-----+-----+-----+-----+ |  |      |  |       |  |            |  |           |  |       |  |
| BSCANE2                               |  | 0    |  | 0     |  | 0          |  | 4         |  | 0.00  |  |
| CAPTUREE2                             |  | 0    |  | 0     |  | 0          |  | 1         |  | 0.00  |  |
| DNA_PORT                              |  | 0    |  | 0     |  | 0          |  | 1         |  | 0.00  |  |
| EFUSE_USR                             |  | 0    |  | 0     |  | 0          |  | 1         |  | 0.00  |  |
| FRAME_ECCE2                           |  | 0    |  | 0     |  | 0          |  | 1         |  | 0.00  |  |
| ICAPE2                                |  | 0    |  | 0     |  | 0          |  | 2         |  | 0.00  |  |
| PCIE_2_1                              |  | 0    |  | 0     |  | 0          |  | 1         |  | 0.00  |  |
| STARTUPE2                             |  | 0    |  | 0     |  | 0          |  | 1         |  | 0.00  |  |
| XADC                                  |  | 0    |  | 0     |  | 0          |  | 1         |  | 0.00  |  |
| +-----+-----+-----+-----+-----+-----+ |  |      |  |       |  |            |  |           |  |       |  |

## 7. Primitives

-----

|          |      |                     |  |
|----------|------|---------------------|--|
|          |      |                     |  |
| Ref Name | Used | Functional Category |  |
| OBUFT    | 32   | IO                  |  |
|          |      |                     |  |

## 8. Black Boxes

-----

|               |  |      |  |  |  |  |  |  |  |  |  |
|---------------|--|------|--|--|--|--|--|--|--|--|--|
| +-----+-----+ |  |      |  |  |  |  |  |  |  |  |  |
| Ref Name      |  | Used |  |  |  |  |  |  |  |  |  |
| +-----+-----+ |  |      |  |  |  |  |  |  |  |  |  |

## 9. Instantiated Netlists

-----

|                 |  |  |  |  |  |  |  |  |  |  |  |
|-----------------|--|--|--|--|--|--|--|--|--|--|--|
| +-----+-----+   |  |  |  |  |  |  |  |  |  |  |  |
| Ref Name   Used |  |  |  |  |  |  |  |  |  |  |  |
| +-----+-----+   |  |  |  |  |  |  |  |  |  |  |  |

## 7 Appendices

### 7.1 Top Module - Processor

---

```
1 `timescale 1ns / 1ps
2
3 // Defining the processor module with a parameter for data width
4 module processor #(
5 data_width = 32) // Data width parameter set to 32 bits
6 (
7 input logic clk, // Clock input
8 reset, // Reset signal input
9 output logic [31:0] data_out // 32-bit data output
10);
11
12 // Internal signal declarations for various control signals
13 logic [6:0] opcode; // 7-bit opcode signal
14 logic [3:0] ALU_operation; // 4-bit ALU operation signal
15 logic [6:0] Funct7; // 7-bit Funct7 signal
16 logic [2:0] Funct3; // 3-bit Funct3 signal
17
18 // Instantiating the control unit module
19 control_unit control_unit(); // Control unit submodule
20
21 // Instantiating the datapath module
22 datapath datapath(); // Datapath submodule
23
24 endmodule
```

---

### 7.2 Control Unit

---

```
1 module control_unit (
2 input logic [6:0] opcode, // Input opcode field
3 input logic [6:0] funct7, // Input funct7 field
4 input logic [2:0] funct3, // Input funct3 field
5
6 output logic ALUSrc, // Output for ALU source selection
7 output logic MemtoReg, RegtoMem, // Output flags for memory-to-register and register-to-memory
8 output logic RegWrite, // Output for register write control
9 output logic MemRead, MemWrite, // Output flags for memory read and write control
10
11 output logic [3:0] ALUOp, // Output for ALU operation code
12 output logic Con_Jalr, Con_beq, Con_blt // Output control signals for specific instructions
13);
14
15 logic [5:0] address; // 6-bit logic signal for address calculation
16 logic [16:0] micro_instruction; // 17-bit logic signal for microinstruction
17
18 logic [6:0] R_type = 7'b0110011; // Define opcode values for R-type instructions
19 logic [6:0] I_type = 7'b0010011; // Define opcode values for I-type instructions
20 logic [6:0] LW = 7'b0000011; // Define opcode values for LW-type instructions
21 logic [6:0] SW = 7'b0100011; // Define opcode values for SW-type instructions
22 logic [6:0] BR = 7'b1100011; // Define opcode values for branch instructions
23 logic [6:0] JALR = 7'b1100111; // Define opcode values for JALR instruction
24 logic [6:0] MEMCOPY = 7'b1111110; // Define opcode values for MEMCOPY instruction
25
26 always_comb begin
27 if (funct3 == 3'b000 && (opcode == R_type || opcode == I_type))
28 address = 6'd0; // Set address to 6'd0 for specific R-type and I-type instructions
29
30 if (opcode == MEMCOPY)
31 address = 6'd32; // Set address to 6'd32 for the MEMCOPY instruction
```

```

32 end
33
34 micro_instruction_memory micro_instruction_memory (.address(address), .data(micro_instruction));
35
36 assign ALUSrc = micro_instruction[0]; // Set ALUSrc based on micro_instruction bit 0
37 assign MemtoReg = micro_instruction[1]; // Set MemtoReg based on micro_instruction bit 1
38 assign RegtoMem = micro_instruction[2]; // Set RegtoMem based on micro_instruction bit 2
39 assign RegWrite = micro_instruction[3]; // Set RegWrite based on micro_instruction bit 3
40 assign MemRead = micro_instruction[4]; // Set MemRead based on micro_instruction bit 4
41 assign MemWrite = micro_instruction[5]; // Set MemWrite based on micro_instruction bit 5
42 assign ALUOp = micro_instruction[9:6]; // Set ALUOp based on micro_instruction bits 9 to 6
43 assign Con_Jalr = micro_instruction[10]; // Set Con_Jalr based on micro_instruction bit 10
44 assign Con_beq = micro_instruction[11]; // Set Con_beq based on micro_instruction bit 11
45 assign Con_blt = micro_instruction[12]; // Set Con_blt based on micro_instruction bit 12
46
47 endmodule

```

---

### 7.3 Micro Instruction Memory

```

1 `timescale 1ns / 1ps
2
3 module micro_instruction_memory
4 #(parameter WIDTH = 16,
5 parameter DEPTH = 6)
6 (
7 input logic [(DEPTH-1):0] address,
8 output logic [(WIDTH-1):0] data
9);
10
11 logic [(WIDTH-1):0] mem [0:DEPTH-1];
12
13 // ALUSrc[0],
14 // MemtoReg[1],
15 // RegtoMem[2],
16 // RegWrite[3],
17 // MemRead[4],
18 // MemWrite[5],
19 // ALUOp[9:6],
20 // Con_Jalr[10],
21 // Con_beq[11],
22 // Con_blt[12],
23 // MemAcc[15:13],
24
25 //R_type
26 assign mem[6'd0] = 16'b000_100_0000_000_000; //add
27 assign mem[6'd1] = 16'b000_100_0001_000_000; //sub
28 assign mem[6'd2] = 16'b000_100_0101_000_000; //sll
29 assign mem[6'd3] = 16'b000_100_0111_000_000; //slt
30 assign mem[6'd4] = 16'b000_100_1000_000_000; //sltu
31 assign mem[6'd5] = 16'b000_100_0100_000_000; //xor
32 assign mem[6'd6] = 16'b000_100_0110_000_000; //srl
33 assign mem[6'd7] = 16'b000_100_1001_000_000; //sra
34 assign mem[6'd8] = 16'b000_100_0011_000_000; //or
35 assign mem[6'd9] = 16'b000_100_0010_000_000; //and
36
37 //I_type
38 assign mem[6'd10] = 16'b100_100_0000_000_000; //addi
39 assign mem[6'd11] = 16'b100_100_0101_000_000; //slli
40 assign mem[6'd12] = 16'b100_100_0111_000_000; //slti
41 assign mem[6'd13] = 16'b100_100_1000_000_000; //sltiu
42 assign mem[6'd14] = 16'b100_100_0100_000_000; //xori
43 assign mem[6'd15] = 16'b100_100_0110_000_000; //srli

```



```

44 assign mem[6'd16] = 16'b100_100_1001_000_000; //srai
45 assign mem[6'd17] = 16'b100_100_0011_000_000; //ori
46 assign mem[6'd18] = 16'b100_100_0010_000_000; //andi
47
48 assign mem[6'd19] = 16'b110_110_0000_000_001; //lw
49 assign mem[6'd20] = 16'b110_110_0000_000_010; //lh
50 assign mem[6'd21] = 16'b110_110_0000_000_011; //lb
51 assign mem[6'd22] = 16'b110_110_0000_000_100; //lhu
52 assign mem[6'd23] = 16'b110_110_0000_000_101; //lbu
53
54 //S_type
55 assign mem[6'd24] = 16'b001_001_0000_000_001; //sw
56 assign mem[6'd25] = 16'b001_001_0000_000_010; //sh
57 assign mem[6'd26] = 16'b001_001_0000_000_011; //sb
58
59 //B_type
60 assign mem[6'd27] = 16'b000_000_1010_010_000; //beq
61 assign mem[6'd28] = 16'b000_000_1010_010_000; //bneq
62 assign mem[6'd29] = 16'b000_000_0111_001_000; //blt
63 assign mem[6'd30] = 16'b000_000_0111_001_000; //bge
64 assign mem[6'd30] = 16'b000_000_1000_001_000; //bltu
65 assign mem[6'd30] = 16'b000_000_1000_001_000; //bgeu
66
67 assign mem[6'd30] = 16'b000_100_0000_100_000; //jalr
68
69 //MUL
70 assign mem[6'd31] = 16'b000_100_1101_000_000;
71
72 //MEMCOPY
73 assign mem[6'd32] = 16'b000_011_0000_000_111;
74
75 always_comb begin
76 data = mem[address];
77 end
78
79 endmodule

```

---

## 7.4 Datapath

```

1 module datapath #(
2 parameter PC_W = 9, // Width of the program counter
3 parameter INS_W = 32, // Width of the instructions
4 parameter RF_ADDRESS = 5, // Width of the register file address
5 parameter DATA_W = 32, // Width of the data
6 parameter DM_ADDRESS = 9, // Width of the data memory address
7 parameter ALU_CC_W = 4 // Width of the ALU condition code
8)(
9 input logic clk, reset, RegWrite, MemtoReg, RegtoMem, ALUSrc, MemWrite, MemRead, // Input signals
10 input logic [2:0] MemAcc, // Memory access
11 input logic Con_beq, // Control signal for branch equal
12 input logic Con_blt, // Control signal for branch less than
13 input logic Con_Jalr, // Control signal for jump and link register
14 input logic [ALU_CC_W - 1:0] ALU_CC, // ALU condition code
15 output logic [6:0] opcode, // Output opcode
16 output logic [6:0] Funct7, // Output Funct7
17 output logic [2:0] Funct3, // Output Funct3
18 output logic [31:0] ALU_Result // Output of the ALU result
19);
20
21 wire [8:0] PCPlus4; // Wire for the incremented program counter
22 wire [8:0] PCPlus4_unsign_extend; // Wire for the unsigned extended program counter
23 wire [31:0] pc; // Wire for the program counter

```

```

24
25 // Instance of the program counter module
26 program_counter #(
27 .INS_ADDRESS(PC_W),
28 .PC_WIDTH(32)
29) program_counter (
30 .clk(clk),
31 .reset(reset),
32 .next_pc(PCPlus4_unsign_extend),
33 .branch(branch), // Branch signal
34 .pc(pc) // Program counter
35);
36
37 assign PCPlus4_unsign_extend = {23'b0, PCPlus4}; // Extending the program counter
38 assign PCPlus4 = pc + 9'b100; // Incrementing the program counter
39
40 logic [31:0] Instr; // Instruction variable
41 instruction_memory instruction_memory (PC, Instr); // Accessing the instruction memory
42
43 assign opcode = Instr[6:0]; // Extracting opcode from instruction
44 assign Funct3 = Instr[14:12]; // Extracting Funct3 from instruction
45 assign Funct7 = Instr[31:25]; // Extracting Funct7 from instruction
46
47 data_interpreter data_store(Instr, Reg2, ST); // Interpreting data for store operation
48 mux_2 #(32) resmux_store(Reg2, ST, RegtoMem, Store_data); // Multiplexer for store operation
49 result
50
51 register_file register_file(clk, reset, RegWrite, Instr[11:7], Instr[19:15], Instr[24:20], Result
52 , Reg1, Reg2); // Register file instance
53
54 mux_2 #(32) resmux(ALUResult, LD, MemtoReg, Read_Alue_Result); // Multiplexer for memory-to-
55 register operation
56 mux_2 #(32) resmux_jalr(Read_Alue_Result, {23'b0, PCPlus4}, (Jalr), Jal_test); // Multiplexer for
57 jump-and-link operation
58
59 immediate_generator Ext_Imm (Instr,ExtImm); // Generating immediate value
60
61 mux_2 #(32) srcbmux(Reg2, ExtImm, (ALUSrc||Jalr), SrcB); // Multiplexer for source B selection
62 ALU_32bit ALU_32bit(Reg1, SrcB, ALU_CC, ALUResult, zero); // 32-bit ALU operation
63
64 assign ALU_Result = Result; // Assigning the ALU result
65
66 data_interpreter data_load(Instr, ReadData, LD); // Interpreting data for load operation
67
68 logic [31:0] temp_arr = ALUResult; // Temporary storage for ALU result
69 data_memory data_memory(clk, MemRead, MemWrite, MemAcc, temp_arr[8:0], Store_data, ReadData); //
70 Data memory operation
71
72 endmodule

```

---

## 7.5 ALU

```

1 'timescale 1ns / 1ps
2
3 module ALU_32bit(
4 input [31:0] operandA,
5 input [31:0] operandB,
6 input [3:0] ALU_control,
7 output reg [31:0] result,
8 output reg zero_flag
9);
10

```

```

11 always @* begin
12 case (ALU_control)
13 4'b0000: result = operandA + operandB; // ADD
14 4'b0001: result = operandA - operandB; // SUB
15 4'b0010: result = operandA & operandB; // AND
16 4'b0011: result = operandA | operandB; // OR
17 4'b0100: result = operandA ^ operandB; // XOR
18 4'b0101: result = operandA << operandB; // SLL
19 4'b0110: result = operandA >> operandB; // SRL
20 4'b0111: result = ($signed(operandA) < $signed(operandB)) ? 32'h1 : 32'h0; // SLT
21 4'b1000: result = (operandA < operandB) ? 32'h1 : 32'h0; // SLTU
22 4'b1001: result = operandA >>> operandB; // SRA
23 4'b1010: result = (operandA == operandB) ? 32'h1 : 32'h0; // EQ
24 4'b1011: result = (operandA != operandB) ? 32'h1 : 32'h0; // NQ
25 4'b1100: result = (operandA >= operandB) ? 32'h1 : 32'h0; // SGEU
26 4'b1101: result = operandA * operandB; //MUL
27 default: result = 32'h0;
28 endcase
29
30 // Calculate the zero_flag
31 if (result == 32'h0) begin
32 zero_flag = 1'b1;
33 end else begin
34 zero_flag = 1'b0;
35 end
36 end
37 endmodule

```

---

## 7.6 Program Counter

```

1 'timescale 1ns / 1ps
2
3 module data_memory#(
4 parameter DM_ADDRESS = 9 ,
5 parameter DATA_W = 32
6)(
7 input logic clk,
8 input logic MemRead , // comes from control unit
9 input logic MemWrite , // Comes from control unit
10 input logic [2:0] MemAcc,
11 input logic [DM_ADDRESS-1:0] a , // Read / Write address - 9 LSB bits of the ALU output
12 input logic [DATA_W-1:0] wd , // Write Data
13 output logic [DATA_W-1:0] rd // Read Data
14);
15
16 logic [DATA_W-1:0] mem [(2**DM_ADDRESS)-1:0];
17
18 // Initialize mem to zero
19 initial begin
20 integer i;
21 for (i = 0; i < (2**DM_ADDRESS); i = i + 1) begin
22 mem[i] = 32'b0; // Assuming 32-bit wide data
23 end
24 end
25
26 always_comb begin
27 if(MemRead)
28 case(MemAcc)
29 3'b001: rd = mem[a]; //lw
30 3'b010: rd = {mem[a][15] ? {16{1'b1}}: {16{1'b0}}}, mem[a][15:0]}; //lh
31 3'b011: rd = {mem[a][7] ? {24{1'b1}}: {24{1'b0}}}, mem[a][7:0]}; //lb
32 3'b100: rd = {16'b0, mem[a][15:0]}; //lhu

```

```

33 3'b101: rd = {24'b0, mem[a][7:0]}; //lbu
34 endcase
35 end
36
37 always @(posedge clk) begin
38 if (MemWrite)
39 case(MemAcc)
40 3'b001: mem[a] = wd; //sw
41 3'b010: mem[a] = {wd[15] ? {16{1'b1}}: {16{1'b0}}}, wd[15:0]}; //sh
42 3'b011: mem[a] = {wd[7] ? {24{1'b1}}: {24{1'b0}}}, wd[7:0]}; //sb
43 endcase
44 end
45
46 endmodule

```

---

## 7.7 Register File

---

```

1 module register_file (
2 input clk, // Clock input
3 input rst, // Reset input
4 input en, // Enable input
5 input [4:0] rs1, rs2, rd, // Register indices
6 input [31:0] wdata, // Data to be written
7 output [31:0] rdata1, rdata2 // Data read from registers
8);
9
10 reg [31:0] regs [31:0]; // 32 32-bit registers
11
12 always @(posedge clk or posedge rst) begin
13 if (rst) begin // If reset is active
14 for (int i = 0; i < 32; i++) begin // Initialize all registers to 0
15 regs[i] <= 32'h0; // Set each register to 0
16 end
17 end else if (en) begin // If enable signal is active
18 if (rd != 0) begin // Check if the destination register is not 0
19 regs[rd] <= wdata; // Write the data to the specified register
20 end
21 end
22 end
23
24 assign rdata1 = regs[rs1]; // Output the data from rs1
25 assign rdata2 = regs[rs2]; // Output the data from rs2
26
27 endmodule

```

---

## 7.8 Data Memory

---

```

1 `timescale 1ns / 1ps
2
3 module data_memory#(
4 parameter DM_ADDRESS = 9 ,
5 parameter DATA_W = 32
6)(
7 input logic clk, // Clock signal
8 input logic MemRead , // Signal from control unit for memory read
9 input logic MemWrite , // Signal from control unit for memory write
10 input logic [2:0] MemAcc, // Memory access signal
11 input logic [DM_ADDRESS-1:0] a , // Read / Write address - 9 LSB bits of the ALU output
12 input logic [DATA_W-1:0] wd , // Write Data
13 output logic [DATA_W-1:0] rd // Read Data
14);

```

```

15
16 logic [DATA_W-1:0] mem [(2**DM_ADDRESS)-1:0]; // Memory array
17
18 // Initialize mem to zero
19 initial begin
20 integer i;
21 for (i = 0; i < (2**DM_ADDRESS); i = i + 1) begin
22 mem[i] = 32'b0; // Assuming 32-bit wide data
23 end
24 end
25
26 always_comb begin
27 if(MemRead)
28 case(MemAcc) // Memory access cases
29 3'b001: rd = mem[a]; // Load word
30 3'b010: rd = {mem[a][15] ? {16{1'b1}}: {16{1'b0}}, mem[a][15:0]}; // Load half word
31 3'b011: rd = {mem[a][7] ? {24{1'b1}}: {24{1'b0}}, mem[a][7:0]}; // Load byte
32 3'b100: rd = {16'b0, mem[a][15:0]}; // Load half word unsigned
33 3'b101: rd = {24'b0, mem[a][7:0]}; // Load byte unsigned
34 endcase
35 end
36
37 always @(posedge clk) begin
38 if (MemWrite)
39 case(MemAcc) // Memory access cases
40 3'b001: mem[a] = wd; // Store word
41 3'b010: mem[a] = {wd[15] ? {16{1'b1}}: {16{1'b0}}, wd[15:0]}; // Store half word
42 3'b011: mem[a] = {wd[7] ? {24{1'b1}}: {24{1'b0}}, wd[7:0]}; // Store byte
43 endcase
44 end
45 end
46 endmodule

```

---

## 7.9 MUX

```

1 'timescale 1ns / 1ps
2
3 module mux_2
4 #(parameter WIDTH = 9)
5 (input logic [WIDTH-1:0] d0, d1,
6 input logic select,
7 output logic [WIDTH-1:0] outcome);
8
9 assign outcome = select ? d1 : d0;
10
11 endmodule

```

---

## 7.10 Data Interpreter

```

1 'timescale 1ns / 1ps
2
3 module data_interpreter
4 #(parameter WIDTH = 32)
5 (input logic [WIDTH-1:0] inst, // Input instruction
6 input logic [WIDTH-1:0] data, // Input data
7 output logic [WIDTH-1:0] y); // Output data
8 logic [31:0] Imm_out; // Intermediate variable for immediate values
9 logic [15:0] s_bit; // Extracting lower bits of 'data' for manipulation
10 logic [7:0] e_bit; // Extracting bits from 'data' for manipulation
11 assign s_bit = data[15:0]; // Assigning lower bits of 'data' to 's_bit'
12 assign e_bit = data[7:0]; // Assigning bits of 'data' to 'e_bit'

```

```

13
14 // Combinational logic block to interpret data
15 always_comb
16 begin
17 Imm_out = {inst[31]? {20{1'b1}}:{20{1'b0}}, inst[31:20]}; // Creating immediate values based
18 on instruction
19 if(inst[6:0] == 7'b0000011) // Checking for specific instruction type
20 begin
21 if(inst[14:12] == 3'b000) // Checking for specific function
22 y = {e_bit[7]? {24{1'b1}}:{24{1'b0}}, e_bit}; // Performing specific operation on
23 'e_bit'
24 else if(inst[14:12] == 3'b001) // Checking for specific function
25 y = {s_bit[15]? {16{1'b1}}:{16{1'b0}}, s_bit}; // Performing specific operation on
26 's_bit'
27 else if(inst[14:12] == 3'b100) // Checking for specific function
28 y = {24'b0, e_bit}; // Performing specific operation on 'e_bit'
29 else if(inst[14:12] == 3'b101) // Checking for specific function
30 y = {16'b0, s_bit}; // Performing specific operation on 's_bit'
31 else if(inst[14:12] == 3'b010) // Checking for specific function
32 y = data; // Directly assigning 'data' to 'y'
33 end
34 else if(inst[6:0] == 7'b0100011) // Checking for specific instruction type
35 begin
36 if(inst[14:12] == 3'b000) // Checking for specific function
37 y = {e_bit[7]? {24{1'b1}}:{24{1'b0}}, e_bit}; // Performing specific operation on '
38 e_bit'
39 else if(inst[14:12] == 3'b001) // Checking for specific function
40 y = {s_bit[15]? {16{1'b1}}:{16{1'b0}}, s_bit}; // Performing specific operation on '
41 s_bit'
42 else if(inst[14:12] == 3'b010) // Checking for specific function
43 y = data; // Directly assigning 'data' to 'y'
44 end
45 end
46 endmodule

```

---

## 7.11 Immediate Generator

---

```

1 'timescale 1ns / 1ps
2
3 module immediate_generator(
4 input logic [31:0] inst_code, // Input instruction code
5 output logic [31:0] Imm_out); // Output immediate value
6
7 logic [4:0] srai; // Declaring srai variable for later use
8 assign srai = inst_code[24:20]; // Assigning bits 24 to 20 of inst_code to srai
9
10 always_comb
11 case(inst_code[6:0]) // Checking the opcode bits of the instruction
12 7'b0000011: // If opcode corresponds to '0000011'
13 Imm_out = {inst_code[31]? {20{1'b1}}:20'b0 , inst_code[31:20]}; // Generate immediate value
14 for load instructions
15 7'b0010011: // If opcode corresponds to '0010011'
16 begin
17 if((inst_code[31:25]==7'b0100000&&inst_code[14:12]==3'b101)|| (inst_code[14:12]==3'b001)||
18 inst_code[14:12]==3'b101) // Checking for specific conditions
19 Imm_out = {srai[4]? {27{1'b1}}:27'b0,srai}; // Generate immediate value for arithmetic
20 right shift instructions
21 else
22 Imm_out = {inst_code[31]? 20'b1:20'b0 , inst_code[31:20]}; // Generate immediate value
23 for other instructions
24 end
25 7'b0100011: // If opcode corresponds to '0100011'

```

```

22 Imm_out = {inst_code[31]? 20'b1:20'b0 , inst_code[31:25], inst_code[11:7]}; // Generate
 immediate value for store instructions
23 7'b1100011: // If opcode corresponds to '1100011'
24 Imm_out = {inst_code[31]? 20'b1:20'b0 , inst_code[7], inst_code[30:25],inst_code[11:8],1'b0};
 // Generate immediate value for branch instructions
25 7'b1100111: // If opcode corresponds to '1100111'
26 Imm_out = {inst_code[31]? 20'b1:20'b0 , inst_code[30:25], inst_code[24:21], inst_code[20]};
 // Generate immediate value for jump and link instructions
27 7'b0010111: // If opcode corresponds to '0010111'
28 Imm_out = {inst_code[31]? 1'b1:1'b0 , inst_code[30:20], inst_code[19:12],12'b0}; // Generate
 immediate value for upper immediate instructions
29 7'b0110111: // If opcode corresponds to '0110111'
30 Imm_out = {inst_code[31:12], 12'b0}; // Generate immediate value for upper immediate
 instructions
31 7'b0110111: // If opcode corresponds to '0110111'
32 Imm_out = {inst_code[31:12], 12'b0}; // Generate immediate value for upper immediate
 instructions
33 7'b1101111: // If opcode corresponds to '1101111'
34 Imm_out = {inst_code[31]? 20'b1:20'b0 , inst_code[19:12], inst_code[19:12],inst_code[20],
 inst_code[30:25],inst_code[24:21],1'b0}; // Generate immediate value for jump and link
 register instructions
35 default :
36 Imm_out = {32'b0}; // Default case, assign immediate value as 0
37 endcase
38
39 endmodule

```

---

## 8 References

- Processor Design #2: Introduction to RISC-V - Simon Southwell
- RISC-V Instruction Encoder/Decoder
- RV32I, RV64I Instructions