

Department of Electronic and Telecommunication Engineering University of Moratuwa

# Stage 1 - Individual Project

Non-pipelined Single Stage (Cycle) CPU Design

THILAKARATHNE D.L.J. 200650U

This report is submitted as a partial fulfilment of module EN3021 - Digital System Design

#### Abstract

This project involves the design and implementation of a 32-bit non-pipelined RISC-V processor using Micro-programming with a 3-bus structure, specifically focusing on the RV32I instruction set. The task entails the inclusion of three classes of instructions: computational (R and I types), memory access (I and S types), and control flow (SB type). Additionally, two new instructions, MEMCOPY and MUL, are to be integrated, with MEMCOPY capable of copying an array of size N (with a constraint of N  $\u03c4$  1), and MUL intended for unsigned multiplication. This is a comprehensive report encompassing resource utilization.

## 1 Background

The RISC-V architecture is a reduced instruction set computer (RISC) instruction set architecture (ISA). RISC-V ISAs are based on the principle that a small number of simple instructions can be combined to perform any computing task. This approach makes RISC-V processors simpler to design and implement, and it can also lead to performance improvements.

Micro-programming is a technique for implementing a computer's ISA using a smaller set of more basic instructions. This is done by storing the micro-instructions in a control memory, which is read by the processor to determine what to do next. Micro-programming allows for greater flexibility in the design of the processor, but it can also lead to a decrease in performance.

The 3-bus structure is a common bus architecture for micro-programmed processors. In this architecture, there are three separate buses: the address bus, the data bus, and the control bus. The address bus is used to address memory locations, the data bus is used to transfer data between the processor and memory, and the control bus is used to transmit control signals between the processor and other components of the system.

The RISC-V architecture is an open-source ISA, which means that anyone can design and implement a RISC-V processor without having to pay royalties. This has led to a growing ecosystem of RISC-V hardware and software.

RISC-V processors are being used in a wide range of applications, from embedded systems to supercomputers. RISC-V is also being used in research projects to develop new types of computer architectures.

## 2 Design Overview

The 32-bit non-pipelined RISC-V processor was developed with a primary focus on achieving efficient execution and simplicity in design. The architecture leveraged a Micro-programming approach, enabling a systematic and structured implementation of the RV32I instruction set. The processor was equipped with a 3-bus structure to facilitate efficient data transfer and processing. Initial efforts were dedicated to the successful integration of the computational instructions, covering both the R and I types, along with the essential memory access instructions, encompassing the I and S types. The control flow instructions, specifically of the SB type, were seamlessly incorporated to ensure robust program control within the processor.

The design emphasized a balance between computational power and resource utilization, ensuring a streamlined execution of instructions while maintaining optimal hardware usage. Leveraging the foundational elements of the RV32I instruction set, the processor was able to perform fundamental arithmetic and logical operations efficiently. The instruction decoding and execution were meticulously structured to minimize latency and maximize throughput, thereby enabling swift processing of complex instructions.

In the subsequent phase of the design, emphasis was placed on integrating two new instructions, MEM-COPY and MUL, to enhance the processor's functionality. MEMCOPY was tailored to efficiently copy arrays of variable sizes while adhering to predefined constraints to optimize memory usage. On the other hand, the MUL instruction was introduced to facilitate unsigned multiplication, thereby expanding the processor's arithmetic capabilities beyond the limitations of the original RV32I instruction set. This design modification aimed to enhance the processor's versatility and utility, catering to a broader range of computational requirements.

## 3 Implementation

The implementation phase involved the utilization of System Verilog, a hardware description language (HDL), to construct the various modules and components of the processor design. Initially, Intel Quartus Prime was employed as the primary software tool for RTL development and synthesis. However, to leverage more advanced features and achieve a streamlined development process, the decision was made to transition to Vivado.

Vivado's user-friendly interface and intelligent design capabilities significantly expedited the implementation process, allowing for smoother integration of the new instructions and efficient debugging of any potential issues. The tool's robust synthesis and optimization features facilitated the effective utilization of hardware resources, ensuring optimal performance of the final processor design. Through the systematic use of Vivado, the processor's architecture was meticulously translated into synthesizable RTL files, ready for further analysis and verification.

## 3.1 Modelling

In the initial stages of the project, the focus was on the fundamental structural modelling of the system, starting with the implementation of a Prefix Adder, deemed the optimal choice for a 32-bit scenario. However, during the course of the implementation process, it became evident that Vivado, with its intelligent features, could automatically select the most suitable option if behavioral modelling was adopted. As a result, the decision was made to shift to behavioral modelling to leverage Vivado's advanced capabilities and streamline the implementation process(ML based logic optimization). This transition allowed for a more efficient and optimized design approach, ultimately contributing to the enhanced performance and functionality of the processor.

## 4 Testbenches

## 5 MUL

Overflow can occur when multiplying two binary, 32-bit numbers even if the output is also a 32-bit number.

In binary arithmetic, overflow happens when the result of an operation cannot be represented within the allotted number of bits. In your case, both the input numbers and the output are 32-bit, but it's still possible for overflow to occur if the product of the two numbers exceeds the maximum positive or minimum negative value that can be represented in a 32-bit signed binary representation.

Here's how overflow can occur during multiplication:

Magnitude Overflow: This occurs when the magnitude of the product exceeds the maximum positive value that can be represented in a 32-bit signed integer. In a 32-bit signed representation, the maximum positive value is  $2^31 - 1$ , and the minimum negative value is  $-2^31$ .

For example, if you multiply two 32-bit binary numbers and the result is a binary number that has a magnitude greater than  $2^31-1$  or less than  $-2^31$ , you have an overflow.

Carry Overflow: Overflow can also occur when there's a carry bit generated during multiplication that cannot be accommodated in the 32-bit output. This can happen when the most significant bits of the multiplication result produce a carry into a bit position that is beyond the 32-bit limit.

For example, consider the multiplication of two 32-bit binary numbers where both inputs are 32-bit maximum positive values (i.e.,  $2 \cdot 31-1$ ). When you multiply them, the result will be approximately

$$(2^31 - 1) * (2^31 - 1)$$

, which will be much larger than  $2^31-1$ , and this will cause a magnitude overflow.

It's important to note that in some computer architectures, the overflow condition is checked, and the result may be treated as undefined or wrapped around (result modulo  $2^32$ ) or generate an exception, depending on the hardware and software implementation.

To prevent overflow, you should always be aware of the maximum and minimum values that can be represented in the given number of bits and ensure that the result of multiplication stays within these limits. If overflow is a possibility, you may need to use a larger data type or implement additional checks and errorhandling mechanisms.

#### 6 Resource Utilization

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All I

-----| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May 7 15:05:29 MDT 2023

: Mon Oct 16 21:39:34 2023

: DESKTOP-G3EKPRB running 64-bit major release (build 9200) | Host

| Command : report\_utilization -file processor\_utilization\_synth.rpt -pb processor\_utilization\_synth.pd : processor : processor : processor : xc7a35tcpg236-1

| Speed File : -1

| Design State : Synthesized

\_\_\_\_\_

## Utilization Design Information

#### Table of Contents

-----

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists

#### 1. Slice Logic

-----

Site Type	Used +	•	Prohibited	Available	
Slice LUTs*	I 0	I 0			'   0.00
LUT as Logic	0	0	l 0	20800	0.00
LUT as Memory	0	0	I 0	9600	0.00
Slice Registers	0	0	1 0	41600	0.00
Register as Flip Flop	0	0	I 0	41600	0.00
Register as Latch	0	0	I 0	41600	0.00
F7 Muxes	0	0	I 0	16300	0.00
F8 Muxes	1 0	0	0	8150	0.00
+	+	<b>+</b>	+	<b></b>	

<sup>\*</sup> Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. R Warning! LUT value is adjusted to account for LUT combining.

## 1.1 Summary of Registers by Type

-----

_			L	
1	Total	Clock Enable	Synchronous	Asynchronous
1	0	_	   -	- I
1	0	_	-	Set
1	0	_	-	Reset
1	0	_	Set	-
1	0	_	Reset	-
1	0	Yes	-	-
1	0	Yes	-	Set
1	0	Yes	-	Reset

	0	1	Yes		Set		-
	0	1	Yes	1	Reset		-
_							

## 2. Memory

\_\_\_\_\_

Site Type	1	Used		Fixed	l	Prohibited	Available	l	Util%
Block RAM Tile   RAMB36/FIF0*	1	0	 	0	l		50 50	   	0.00   0.00   0.00

<sup>\*</sup> Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36

## 3. DSP

----

+		•	·		
DSPs	0	0	0	90	0.00

## 4. IO and GT Specific

-----

+	+	+	+	+	++
Site Type	Used	Fixed	Prohibited	Available	Util%
+	+	+	<b>+</b>	+	++
Bonded IOB	32	l 0	0	106	30.19
Bonded IPADs	0	l 0	0	10	0.00
Bonded OPADs	0	0	0	4	0.00
PHY_CONTROL	0	0	0	J 5	0.00
PHASER_REF	0	0	0	J 5	0.00
OUT_FIFO	0	0	0	l 20	0.00
IN_FIFO	0	0	0	l 20	0.00
IDELAYCTRL	0	0	0	J 5	0.00
IBUFDS	0	0	0	104	0.00
GTPE2_CHANNEL	0	0	0	1 2	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	0	l 20	0.00
PHASER_IN/PHASER_IN_PHY	0	0	0	l 20	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	J 250	0.00
IBUFDS_GTE2	0	0	0	1 2	0.00
ILOGIC	0	l 0	0	106	0.00
OLOGIC	0	l 0	0	106	0.00
+	+	+	+	+	++

## 5. Clocking

\_\_\_\_\_

Ī	Site Type	ĺ	Used		Fixed		Prohibited		Available		Util%
	BUFGCTRL					·	•				0.00
-	BUFIO	I	0	I	0	١	0		20		0.00
	MMCME2_ADV	I	0	l	0	١	0		5		0.00
-	PLLE2_ADV	I	0	l	0	l	0		5 I		0.00

BUFMRCE		0	0	0	10   0.00
BUFHCE		0	0	0	72   0.00
BUFR		0	0	0	20   0.00
+	+	+	+		+

### 6. Specific Feature

\_\_\_\_\_

Site Type	-+·   -+	Used	Fixed	Ī	Prohibited	Available	+-   +-	 Util%
BSCANE2	i	0	·   0	i	0	1 4		0.00
CAPTUREE2	1	0	0	1	0	1	l	0.00
DNA_PORT	1	0	0	1	0	1	I	0.00
EFUSE_USR	1	0	0	1	0	1		0.00
FRAME_ECCE2	-	0	0	1	0	1		0.00
ICAPE2	-	0	0	1	0	2		0.00
PCIE_2_1		0	0	1	0	1	l	0.00
STARTUPE2	1	0	0	1	0	1		0.00
XADC	1	0	0	1	0	1	l	0.00
+	-+-		+	+		+	+-	

#### 7. Primitives

-----

Ref Name   Used   Functional Category   ++	+	+		+-	 	+
OBUFT   32   IO					0 0	1
	OBUFT	İ	32	İ		

#### 8. Black Boxes

-----

```
+----+
| Ref Name | Used |
```

#### 9. Instantiated Netlists

+----+ | Ref Name | Used |

# 7 Appendices

## 7.1 Top Module - Processor

```
timescale 1ns / 1ps

// Defining the processor module with a parameter for data width
module processor #(
data_width = 32) // Data width parameter set to 32 bits

(
input logic clk, // Clock input
reset, // Reset signal input
```

```
output logic [31:0] data_out // 32-bit data output
9
   );
10
11
       // Internal signal declarations for various control signals
       logic [6:0] opcode; // 7-bit opcode signal
13
       logic [3:0] ALU_operation; // 4-bit ALU operation signal
14
       logic [6:0] Funct7; // 7-bit Funct7 signal
       logic [2:0] Funct3; // 3-bit Funct3 signal
16
17
       // Instantiating the control unit module
18
       control_unit control_unit(); // Control unit submodule
20
       // Instantiating the datapath module
21
       datapath datapath(); // Datapath submodule
   endmodule
24
```

## 7.2 Control Unit

```
module control unit (
       input logic [6:0] opcode, // Input opcode field
2
       input logic [6:0] funct7, // Input funct7 field
       input logic [2:0] funct3, // Input funct3 field
       output logic ALUSrc, // Output for ALU source selection
       output logic MemtoReg, RegtoMem, // Output flags for memory-to-register and register-to-memory
       output logic RegWrite, // Output for register write control
       output logic MemRead, MemWrite, // Output flags for memory read and write control
       output logic [3:0] ALUOp, // Output for ALU operation code
11
       output logic Con_Jalr, Con_beq, Con_blt // Output control signals for specific instructions
12
   );
13
14
       logic [5:0] address; // 6-bit logic signal for address calculation
15
       logic [16:0] micro_instruction; // 17-bit logic signal for microinstruction
16
17
       logic [6:0] R_type = 7'b0110011; // Define opcode values for R-type instructions
       logic [6:0] I_type = 7'b0010011; // Define opcode values for I-type instructions
19
       logic [6:0] LW = 7'b0000011; // Define opcode values for LW-type instructions
20
       logic [6:0] SW = 7'b0100011; // Define opcode values for SW-type instructions
       logic [6:0] BR = 7'b1100011; // Define opcode values for branch instructions
       logic [6:0] JALR = 7'b1100111; // Define opcode values for JALR instruction
23
       logic [6:0] MEMCOPY = 7'b111110; // Define opcode values for MEMCOPY instruction
24
25
       always_comb begin
          if (funct3 == 3'b000 && (opcode == R_type || opcode == I_type))
27
              address = 6'd0; // Set address to 6'd0 for specific R-type and I-type instructions
          if (opcode == MEMCOPY)
              address = 6'd32; // Set address to 6'd32 for the MEMCOPY instruction
31
       end
32
       micro_instruction_memory micro_instruction_memory (.address(address), .data(micro_instruction));
34
       assign ALUSrc = micro_instruction[0]; // Set ALUSrc based on micro_instruction bit 0
       assign MemtoReg = micro_instruction[1]; // Set MemtoReg based on micro_instruction bit 1
       assign RegtoMem = micro_instruction[2]; // Set RegtoMem based on micro_instruction bit 2
38
       assign RegWrite = micro_instruction[3]; // Set RegWrite based on micro_instruction bit 3
39
       assign MemRead = micro_instruction[4]; // Set MemRead based on micro_instruction bit 4
40
       assign MemWrite = micro_instruction[5]; // Set MemWrite based on micro_instruction bit 5
       assign ALUOp = micro_instruction[9:6]; // Set ALUOp based on micro_instruction bits 9 to 6
42
       assign Con_Jalr = micro_instruction[10]; // Set Con_Jalr based on micro_instruction bit 10
43
```

```
assign Con_beq = micro_instruction[11]; // Set Con_beq based on micro_instruction bit 11
assign Con_blt = micro_instruction[12]; // Set Con_blt based on micro_instruction bit 12
endmodule
```

## 7.3 Micro Instruction Memory

```
'timescale 1ns / 1ps
   module micro_instruction_memory
   #(parameter WIDTH = 16,
       parameter DEPTH = 6)
5
   (
6
       input logic [(DEPTH-1):0] address,
       output logic [(WIDTH-1):0] data
8
   );
9
10
       logic [(WIDTH-1):0] mem [0:DEPTH-1];
11
12
   // ALUSrc[0].
13
   // MemtoReg[1],
  // RegtoMem[2],
  // RegWrite[3],
16
   // MemRead[4],
17
   // MemWrite[5],
   // ALUOp[9:6],
   // Con_Jalr[10],
20
   // Con_beq[11],
21
   // Con_blt[12],
   // MemAcc[15:13],
23
24
       //R_type
25
       assign mem[6'd0] = 16'b000_100_0000_000_000; //add
       assign mem[6'd1] = 16'b000_100_0001_000_000; //sub
       assign mem[6'd2] = 16'b000_100_0101_000_000; //sll
28
       assign mem[6'd3] = 16'b000_100_0111_000_000; //slt
29
       assign mem[6'd4] = 16'b000_100_1000_000_000; //sltu
       assign mem[6'd5] = 16'b000_100_0100_000_000; //xor
31
       assign mem[6'd6] = 16'b000_100_0110_000_000; //srl
32
       assign mem[6'd7] = 16'b000_100_1001_000_000; //sra
       assign mem[6'd8] = 16'b000_100_0011_000_000; //or
       assign mem[6'd9] = 16'b000_100_0010_000_000; //and
35
36
       //I_type
37
       assign mem[6'd10] = 16'b100_100_0000_000; //addi
       assign mem[6'd11] = 16'b100_100_0101_000_000; //slli
39
       assign mem[6'd12] = 16'b100_100_0111_000_000; //slti
40
       assign mem[6'd13] = 16'b100_100_1000_000_000; //sltiu
       assign mem[6'd14] = 16'b100_100_0100_000_000; //xori
       assign mem[6'd15] = 16'b100_100_0110_000_000; //srli
43
       assign mem[6'd16] = 16'b100_100_1001_000_000; //srai
44
       assign mem[6'd17] = 16'b100_100_0011_000_000; //ori
       assign mem[6'd18] = 16'b100_100_0010_000_000; //andi
46
47
       assign mem[6'd19] = 16'b110_110_0000_000_001; //lw
       assign mem[6'd20] = 16'b110_110_0000_000_010; //lh
       assign mem[6'd21] = 16'b110_110_0000_000_011; //lb
50
       assign mem[6'd22] = 16'b110_110_0000_000_100; //lhu
51
       assign mem[6'd23] = 16'b110_110_0000_000_101; //lbu
52
       //S_type
54
       assign mem[6'd24] = 16'b001_001_0000_000_001; //sw
```

```
assign mem[6'd25] = 16'b001_001_0000_000_010; //sh
56
       assign mem[6'd26] = 16'b001_001_0000_000_011; //sb
57
58
59
       assign mem[6'd27] = 16'b000_000_1010_010_000; //beq
       assign mem[6'd28] = 16'b000_000_1010_010_000; //bnq
       assign mem[6'd29] = 16'b000_000_0111_001_000; //blt
       assign mem[6'd30] = 16'b000_000_0111_001_000; //bge
63
       assign mem[6'd30] = 16'b000_000_1000_001_000; //bltu
64
       assign mem[6'd30] = 16'b000_000_1000_001_000; //bgeu
65
       assign mem[6'd30] = 16'b000_100_0000_100_000; //jalr
67
       //MIII.
       assign mem[6'd31] = 16'b000_100_1101_000_000;
71
       //MEMCOPY
72
       assign mem[6'd32] = 16'b000_011_0000_000_111;
73
       always_comb begin
75
           data = mem[address];
76
77
       end
   endmodulle
```

### 7.4 Datapath

```
module datapath #(
       parameter PC_W = 9, // Width of the program counter
       parameter INS_W = 32, // Width of the instructions
       parameter RF_ADDRESS = 5, // Width of the register file address
       parameter DATA_W = 32, // Width of the data
       parameter DM_ADDRESS = 9, // Width of the data memory address
       parameter ALU_CC_W = 4 // Width of the ALU condition code
   )(
8
       input logic clk, reset, RegWrite, MemtoReg, RegtoMem, ALUsrc, MemWrite, MemRead, // Input signals
9
       input logic [2:0] MemAcc, // Memory access
10
       input logic Con_beq, // Control signal for branch equal
11
       input logic Con_blt, // Control signal for branch less than
12
       input logic Con_Jalr, // Control signal for jump and link register
       input logic [ALU_CC_W - 1:0] ALU_CC, // ALU condition code
       output logic [6:0] opcode, // Output opcode
15
       output logic [6:0] Funct7, // Output Funct7
16
       output logic [2:0] Funct3, // Output Funct3
17
       output logic [31:0] ALU_Result // Output of the ALU result
18
   );
19
20
       wire [8:0] PCPlus4; // Wire for the incremented program counter
       wire [8:0] PCPlus4_unsign_extend; // Wire for the unsigned extended program counter
22
       wire [31:0] pc; // Wire for the program counter
23
24
       // Instance of the program counter module
25
       program_counter #(
26
       .INS_ADDRESS(PC_W),
27
       .PC_WIDTH(32)
       ) program_counter (
           .clk(clk),
30
           .reset(reset),
31
           .next_pc(PCPlus4_unsign_extend),
32
           .branch(branch), // Branch signal
           .pc(pc) // Program counter
34
       ):
35
```

```
36
       assign PCPlus4_unsign_extend = {23'b0, PCPlus4}; // Extending the program counter
37
       assign PCPlus4 = pc + 9'b100; // Incrementing the program counter
38
       logic [31:0] Instr; // Instruction variable
40
       instruction_memory instruction_memory (PC, Instr); // Accessing the instruction memory
41
       assign opcode = Instr[6:0]; // Extracting opcode from instruction
43
       assign Funct3 = Instr[14:12]; // Extracting Funct3 from instruction
44
       assign Funct7 = Instr[31:25]; // Extracting Funct7 from instruction
45
       data_interpreter data_store(Instr, Reg2, ST); // Interpreting data for store operation
47
       mux_2 #(32) resmux_store(Reg2, ST, RegtoMem, Store_data); // Multiplexer for store operation
           result.
       register_file register_file(clk, reset, RegWrite, Instr[11:7], Instr[19:15], Instr[24:20], Result
50
           , Reg1, Reg2); // Register file instance
51
52
       mux_2 #(32) resmux(ALUResult, LD, MemtoReg, Read_Alu_Result); // Multiplexer for memory-to-
           register operation
       mux_2 #(32) resmux_jalr(Read_Alu_Result, {23'b0, PCPlus4}, (Jalr), Jal_test); // Multiplexer for
53
           jump-and-link operation
       immediate_generator Ext_Imm (Instr,ExtImm); // Generating immediate value
55
56
       mux_2 #(32) srcbmux(Reg2, ExtImm, (ALUsrc||Jalr), SrcB); // Multiplexer for source B selection
57
       ALU_32bit ALU_32bit(Reg1, SrcB, ALU_CC, ALUResult, zero); // 32-bit ALU operation
       assign ALU_Result = Result; // Assigning the ALU result
       data_interpreter data_load(Instr, ReadData, LD); // Interpreting data for load operation
63
       logic [31:0] temp_arr = ALUResult; // Temporary storage for ALU result
64
       data_memory data_memory(clk, MemRead, MemWrite, MemAcc, temp_arr[8:0], Store_data, ReadData); //
          Data memory operation
66
   endmodule
```

#### 7.5 $\mathbf{ALU}$

67

```
'timescale 1ns / 1ps
   module ALU_32bit(
3
       input [31:0] operandA,
       input [31:0] operandB,
       input [3:0] ALU_control,
       output reg [31:0] result,
       output reg zero_flag
   );
9
10
       always @* begin
11
          case (ALU_control)
12
              4'b0000: result = operandA + operandB; // ADD
13
              4'b0001: result = operandA - operandB; // SUB
              4'b0010: result = operandA & operandB; // AND
              4'b0011: result = operandA | operandB; // OR
              4'b0100: result = operandA ^ operandB; // XOR
              4'b0101: result = operandA << operandB; // SLL
18
              4'b0110: result = operandA >> operandB; // SRL
19
              4'b0111: result = ($signed(operandA) < $signed(operandB)) ? 32'h1 : 32'h0; // SLT
              4'b1000: result = (operandA < operandB) ? 32'h1 : 32'h0; // SLTU
21
              4'b1001: result = operandA >>> operandB; // SRA
22
```

```
4'b1010: result = (operandA == operandB) ? 32'h1 : 32'h0; // EQ
23
              4'b1011: result = (operandA != operandB) ? 32'h1 : 32'h0; // NQ
24
              4'b1100: result = (operandA >= operandB) ? 32'h1 : 32'h0; // SGEU
25
              4'b1101: result = operandA * operandB; //MUL
              default: result = 32'h0;
          endcase
           // Calculate the zero_flag
30
          if (result == 32'h0) begin
31
              zero_flag = 1'b1;
32
           end else begin
              zero_flag = 1'b0;
34
          end
35
       end
36
   endmodule
```

#### 7.6 Program Counter

```
'timescale 1ns / 1ps
2
3
   module data_memory#(
       parameter DM_ADDRESS = 9 ,
       parameter DATA_W = 32
   )(
6
       input logic clk,
       input logic MemRead , // comes from control unit
       input logic MemWrite , // Comes from control unit
       input logic [2:0] MemAcc,
10
       input logic [DM_ADDRESS -1:0] a , // Read / Write address - 9 LSB bits of the ALU output
       input logic [DATA_W -1:0] wd , // Write Data
       output logic [DATA_W -1:0] rd // Read Data
13
   );
14
15
       logic [DATA_W-1:0] mem [(2**DM_ADDRESS)-1:0];
16
17
       // Initialize mem to zero
18
       initial begin
19
           integer i;
20
           for (i = 0; i < (2**DM_ADDRESS); i = i + 1) begin</pre>
21
              mem[i] = 32'b0; // Assuming 32-bit wide data
           end
       end
24
25
       always_comb begin
26
           if (MemRead)
               case(MemAcc)
28
                  3'b001: rd = mem[a]; //lw
                  3'b010: rd = {mem[a][15] ? {16{1'b1}}: {16{1'b0}}, mem[a][15:0]}; //lh
                  3'b011: rd = {mem[a][7]? {24{1'b1}}: {24{1'b0}}, mem[a][7:0]}; //lb}
                  3'b100: rd = \{16'b0, mem[a][15:0]\}; //lhu
32
                  3'b101: rd = \{24'b0, mem[a][7:0]\}; //lbu
33
               endcase
35
       always @(posedge clk) begin
37
           if (MemWrite)
               case (MemAcc)
39
                  3'b001: mem[a] = wd; //sw
40
                  3'b010: mem[a] = {wd[15] ? {16{1'b1}}: {16{1'b0}}, wd[15:0]}; //sh
41
                  3'b011: mem[a] = {wd[7] ? {24{1'b1}}: {24{1'b0}}, wd[7:0]}; //sb
               endcase
43
       end
44
```

45 46 endmodule

### 7.7 Register File

```
module register_file (
       input clk, // Clock input
       input rst, // Reset input
       input en, // Enable input
       input [4:0] rs1, rs2, rd, // Register indices
       input [31:0] wdata, // Data to be written
       output [31:0] rdata1, rdata2 // Data read from registers
   );
       reg [31:0] regs [31:0]; // 32 32-bit registers
10
11
       always @(posedge clk or posedge rst) begin
           if (rst) begin // If reset is active
              for (int i = 0; i < 32; i++) begin // Initialize all registers to 0
                  regs[i] <= 32'h0; // Set each register to 0</pre>
15
              end
16
           end else if (en) begin // If enable signal is active
              if (rd != 0) begin // Check if the destination register is not 0
                  regs[rd] <= wdata; // Write the data to the specified register
19
              end
           end
       end
22
23
       assign rdata1 = regs[rs1]; // Output the data from rs1
24
       assign rdata2 = regs[rs2]; // Output the data from rs2
26
   endmodule
27
```

## 7.8 Data Memory

```
'timescale 1ns / 1ps
   module data_memory#(
3
       parameter DM_ADDRESS = 9 ,
4
       parameter DATA_W = 32
   ) (
       input logic clk, // Clock signal
       input logic MemRead , // Signal from control unit for memory read
       input logic MemWrite , // Signal from control unit for memory write
       input logic [2:0] MemAcc, // Memory access signal
       input logic [DM_ADDRESS -1:0] a , // Read / Write address - 9 LSB bits of the ALU output
       input logic [DATA_W -1:0] wd , // Write Data
12
       output logic [DATA_W -1:0] rd // Read Data
13
   );
14
15
       logic [DATA_W-1:0] mem [(2**DM_ADDRESS)-1:0]; // Memory array
16
       // Initialize mem to zero
       initial begin
19
           integer i;
20
           for (i = 0; i < (2**DM_ADDRESS); i = i + 1) begin</pre>
21
              mem[i] = 32'b0; // Assuming 32-bit wide data
           end
23
       end
       always_comb begin
```

```
if (MemRead)
27
                                                         case(MemAcc) // Memory access cases
28
                                                                      3'b001: rd = mem[a]; // Load word
29
                                                                      3'b010: rd = {mem[a][15] ? {16{1'b1}}: {16{1'b0}}, mem[a][15:0]}; // Load half word
                                                                      3'b011: rd = {mem[a][7] ? {24{1'b1}}: {24{1'b0}}, mem[a][7:0]}; // Load byte}
31
                                                                      3'b100: rd = {16'b0, mem[a][15:0]}; // Load half word unsigned
                                                                      3'b101: rd = \{24'b0, mem[a][7:0]\}; // Load byte unsigned
                                                        endcase
                            end
35
36
                           always @(posedge clk) begin
                                          if (MemWrite)
38
                                                        case(MemAcc) // Memory access cases
39
                                                                      3'b001: mem[a] = wd; // Store word
                                                                      3'b010: mem[a] = \{wd[15] ? \{16\{1'b1\}\}: \{16\{1'b0\}\}, wd[15:0]\}; // Store half word is a simple of the store o
                                                                      3'b011: mem[a] = {wd[7] ? {24{1'b1}}: {24{1'b0}}, wd[7:0]}; // Store byte
42
                                                        endcase
43
44
                            end
45
             endmodule
46
```

#### 7.9 MUX

```
timescale 1ns / 1ps

module mux_2

#(parameter WIDTH = 9)

(input logic [WIDTH-1:0] d0, d1,

input logic select,

output logic [WIDTH-1:0] outcome);

assign outcome = select ? d1 : d0;

endmodule
```

#### 7.10 Data Interpreter

```
'timescale 1ns / 1ps
2
3
   module data_interpreter
      #(parameter WIDTH = 32)
       (input logic [WIDTH-1:0] inst, // Input instruction
       input logic [WIDTH-1:0] data, // Input data
       output logic [WIDTH-1:0] y); // Output data
      logic [31:0] Imm_out; // Intermediate variable for immediate values
      logic [15:0] s_bit; // Extracting lower bits of 'data' for manipulation
      logic [7:0] e_bit; // Extracting bits from 'data' for manipulation
10
      assign s_bit = data[15:0]; // Assigning lower bits of 'data' to 's_bit'
11
      assign e_bit = data[7:0]; // Assigning bits of 'data' to 'e_bit'
13
       // Combinational logic block to interpret data
14
      always_comb
      begin
          Imm_out = {inst[31]? {20{1'b1}}:{20{1'b0}}, inst[31:20]}; // Creating immediate values based
17
              on instruction
          if(inst[6:0] == 7'b0000011) // Checking for specific instruction type
                  if(inst[14:12] == 3'b000) // Checking for specific function
20
                     y = \{e_bit[7], \{24\{1'b1\}\}; \{24\{1'b0\}\}, e_bit\}; // Performing specific operation on
                          'e_bit'
                  else if(inst[14:12] == 3'b001) // Checking for specific function
```

```
y = \{s_{bit}[15], \{16\{1'b1\}\}; \{16\{1'b0\}\}, s_{bit}\}; // Performing specific operation on
23
                            's_bit'
                  else if(inst[14:12] == 3'b100) // Checking for specific function
24
                      y = {24'b0, e_bit}; // Performing specific operation on 'e_bit'
                  else if(inst[14:12] == 3'b101) // Checking for specific function
26
                      y = {16'b0, s_bit}; // Performing specific operation on 's_bit'
                  else if(inst[14:12] == 3'b010) // Checking for specific function
                      y = data; // Directly assigning 'data' to 'y'
              end
30
           else if(inst[6:0] == 7'b0100011) // Checking for specific instruction type
31
           begin
               if(inst[14:12] == 3'b000) // Checking for specific function
33
                  y = \{e_{bit}[7], \{24\{1'b1\}\}; \{24\{1'b0\}\}, e_{bit}\}, // Performing specific operation on '
34
                       e bit'
               else if(inst[14:12] == 3'b001) // Checking for specific function
                  y = {s_bit[15]? {16{1'b1}}: {16{1'b0}}, s_bit}; // Performing specific operation on '
36
               else if(inst[14:12] == 3'b010) // Checking for specific function
37
                  y = data; // Directly assigning 'data' to 'y'
           end
39
       end
40
   endmodule
41
```

#### 7.11 Immediate Generator

```
'timescale 1ns / 1ps
2
   module immediate_generator(
3
       input logic [31:0] inst_code, // Input instruction code
4
       output logic [31:0] Imm_out); // Output immediate value
       logic [4:0] srai; // Declaring srai variable for later use
       assign srai = inst_code[24:20]; // Assigning bits 24 to 20 of inst_code to srai
       always_comb
10
       case(inst_code[6:0]) // Checking the opcode bits of the instruction
11
          7'b0000011: // If opcode corresponds to '0000011'
12
           Imm_out = {inst_code[31]? {20{1'b1}}:20'b0 , inst_code[31:20]}; // Generate immediate value
13
               for load instructions
          7'b0010011: // If opcode corresponds to '0010011'
14
          begin
              if((inst_code[31:25]==7'b0100000&&inst_code[14:12]==3'b101)||(inst_code[14:12]==3'b001)||
16
                  inst_code[14:12] == 3'b101) // Checking for specific conditions
                  Imm_out = {srai[4]? {27{1'b1}}:27'b0,srai}; // Generate immediate value for arithmetic
                       right shift instructions
18
                  Imm_out = {inst_code[31]? 20'b1:20'b0 , inst_code[31:20]}; // Generate immediate value
                       for other instructions
           7'b0100011: // If opcode corresponds to '0100011'
21
           \label{lmm_out} Imm\_out = \{inst\_code[31]?\ 20'b1:20'b0\ ,\ inst\_code[31:25],\ inst\_code[11:7]\};\ //\ Generate
22
               immediate value for store instructions
           7'b1100011: // If opcode corresponds to '1100011'
23
           Imm_out = {inst_code[31]? 20'b1:20'b0 , inst_code[7], inst_code[30:25],inst_code[11:8],1'b0};
24
                // Generate immediate value for branch instructions
           7'b1100111: // If opcode corresponds to '1100111'
           Imm_out = {inst_code[31]? 20'b1:20'b0 , inst_code[30:25], inst_code[24:21], inst_code[20]};
26
               // Generate immediate value for jump and link instructions
           7'b0010111: // If opcode corresponds to '0010111'
27
           Imm_out = {inst_code[31]? 1'b1:1'b0 , inst_code[30:20], inst_code[19:12],12'b0}; // Generate
               immediate value for upper immediate instructions
           7'b0110111: // If opcode corresponds to '0110111'
29
```

```
Imm_out = {inst_code[31:12], 12'b0}; // Generate immediate value for upper immediate
30
              instructions
           7'b0110111: // If opcode corresponds to '0110111'
31
           Imm_out = {inst_code[31:12], 12'b0}; // Generate immediate value for upper immediate
               instructions
           7'b1101111: // If opcode corresponds to '1101111'
33
           Imm_out = \{inst\_code[31]? 20'b1:20'b0 , inst\_code[19:12], inst\_code[19:12], inst\_code[20], \}
               inst\_code[30:25], inst\_code[24:21], 1'b0}; // Generate immediate value for jump and link
               register instructions
           default :
35
           Imm_out = {32'b0}; // Default case, assign immediate value as 0
37
38
   endmodule
39
```

## 8 References

- $\bullet\,$  Processor Design #2: Introduction to RISC-V Simon Southwell
- $\bullet~$  RISC-V Instruction Encoder/Decoder
- RV32I, RV64I Instructions