

# ECSE 548 (VLSI) Project Proposal - Direct-Mapped Cache

Group 2

## Group Members

Guang Yang (260510361), Viola Fang (260498315), Hassan Anwar (260649464), Chao Chen (260649469), Yan Li (260613055)

## Proposed Design

- 128-bit Direct-Mapped Cache
- Cache Controller

## Design Plan / Main Components

- **Memory:** Main component of the cache which stores all the cache memory data. Memory cells are implemented using flip-flops/srams with read and write enable signals. Each memory line consists of 8 bits of data, a 6-bit tag\* and a 4-bit set. This means the Cache stores data in 16 8-bit caches sets, capable of storing 4 machine instructions for a CPU in total.
- **Muxes/Demuxes:** Muxes and demuxes are used for memory decoding and encoding.
- **Comparator:** Designed from a full adder, used to compare the tags of data from the memory.

*\*We are assuming that the CPU we are designing a Cache for is using a memory of 1024 bytes (1KB) in size*

## Evaluation Approach

- Time performance and power consumption evaluation using *SPICE*
- Area estimation (From layout in Electric)
- SystemVerilog testbenches to prove correctness
- **Potential** Integration with MIPS (time permitting)
- **Potential** performance comparison with a *N-way Set-Associative Cache* (time permitting)

## Deliverables for Mid-Project Status Report

- Microarchitecture
- Schematics of Cache and Cache Controller
- Standard library cells
- SystemVerilog testbenches
- **Potential** SPICE simulation results