Event control

- The execution of a procedural statement can be synchronized with a value change on a net or variable or the occurrence of a declared event.
- The value changes on nets and variable can be used as events to trigger the execution of a statement.

Events

- A negedge shall be detected on the transition from 1 to x, z, or 0, and from x or z to 0.
- A **posedge** shall be detected on the transition from 0 to x, z, or 1, and from x or z to 1

1		To	0	
гош	0	I	X	z
0	No edge	agpasod	agpasod	bosedge
1	agpagau	No edge	negedge	negedge
X	əgpəgəu	agpasod	No edge	No edge
z	əgpəgəu	aßpasod	No edge	No edge

Procedural timing controls

- The Verilog HDL has two types of explicit timing control over when procedural statements can occur.
- delay control, in which an expression specifies the time duration between initially encountering the statement and when the statement actually executes.
- event expression, which allows statement execution to be delayed until the occurrence of some simulation event occurring in a procedure executing concurrently with this procedure.

Delay control

 The following example delays the execution of the assignment by 10 time units:

#10 rega = regb;

Execution of the assignment is delayed by the amount of simulation time specified by the value of the expression

#d rega = regb; // d is defined as a parameter
#((d+e)/2) rega = regb; // delay is average of d and e
#regr regr = regr + 1; // delay is the value in regr

```
Example 1
    always @(*) // equivalent to @(a or b or c or d or f)
    y = (a & b) | (c & d) | myfunction(f);
    Example 2
    always @* begin // equivalent to @(a or b or c or d or tmp1 or tmp2)
    tmp1 = a & b;
    tmp2 = c & d;
    y = tmp1 | tmp2;
    end
        y = tmp1 | tmp2;
    end
    Example 3
    always @* begin // equivalent to @(b)
    @(i) kid = b; // is not added to @*
end
    Example 4
    always @* begin // equivalent to @(a or b or c or d)
    x = a ^ b;
    @* // equivalent to @(c or d)
    x = c ^ d;
    end
    Example 5
    always @* begin // same as @(a or en)
    y = 8'hff;
    y(a) = len;
    end
end
end
```

```
always @* begin // same as @(state Of go Of ws)
    next = 4'b0;

case (1'b1)
    state[IDLE]: if (go) next[READ] = 1'b1;
    else next[IDLE] = 1'b1;
    state[DLY]: if (!ws) next[DLY] = 1'b1;
    state[DONE]: next[READ] = 1'b1;
    endcase
end
```

Edge controlled statements


```
// controlled by any value change in the
reg r
    @r rega = regb;
// controlled by posedge on clock
    @(posedge clock) rega = regb;
// controlled by negative edge
forever @(negedge clock) rega = regb;
```

Named events

- A new data type, in addition to nets and variables, called event can be declared.
- An identifier declared as an event data type is called a named event. A named event can be triggered explicitly.
- It can be used in an event expression to control the execution of procedural statements in the same manner as event controls
 event a;
 -> a;

@a r=b;

a <= repeat(5) @(posedge clk) data;



a <= repeat(a+b) @(posedge phi1 or negedge phi2) data;

Block statements

- There are two types of blocks in the Verilog HDL:
- There are two types of blocks in the Verilog HDL:
- The sequential block is delimited by the keywords begin and end.
- The procedural statements are executed sequentially in the given order.
- Parallel block, also called fork-join block
- The parallel block is delimited by the keywords fork and join.
- The procedural statements in parallel block are executed concurrently.

Level-sensitive event control

 The execution of a procedural statement can also be delayed until a condition becomes true. This is accomplished using the wait statement.

wait (expression) statement_or_null
begin
 wait (!enable) #10 a = b;
#10 c = d;

Intra-assignment timing control equivalence

Intra-assignment timing control	t timing control
With intra-assignment construct	Without intra-assignment construct
a = #5 b;	begin temp = b; #5 a = temp; end
a = @(posedge clk) b;	$\begin{array}{ll} \textbf{begin} \\ \textbf{temp} = b; \\ @ (\textbf{posedge} \ \texttt{clk}) \ \texttt{a} = \texttt{temp}; \\ \textbf{end} \end{array}$
a = repeat(3) @(posedge clk) b;	<pre>begin temp = b; @(posedge clk); @(posedge clk); @(posedge clk); end</pre>

Parallel blocks

- A parallel block shall have the following characteristics:
- Statements shall execute concurrently.
- considered relative to the simulation time of Delay values for each statement shall be entering the block.
- Delay control can be used to provide timeordering for assignments.
- Control shall pass out of the block when the last time-ordered statement executes.

Sequential blocks

- A sequential block shall have the following characteristics:
- Statements are executed in sequence.
- Delay values for each statement is relative to the simulation time of the execution of the previous statement.
- Control exits the block after the last statement executes.

```
#250 -> end_wave;
                                 #100 r = 'hE2;
                                                  #150 r = 100;
                                                                    #200 r = 'hF7;
                #50 r = 'h35;
fork
                                                                                                      join
```

```
#250 -> end_wave;
                  #100 r = 'hE2;
                                                      #150 r = 'h00;
                                                                         #50 r = 'h35;
fork
```

#200 r = 'hF7;

<u>ioi</u>

```
#50 -> end_wave;
#50 r = 'h35;
                #50 r = 'hE2;
                                 #50 r = 'h00;
                                                  #50 r = 'hF7;
                                                                                      end
```

```
• Example 1—A sequential block enables the following two assignments to have a deterministic result:
```

```
areg = breg;
creg = areg; // creg stores the value of breg
```

The first assignment is performed, and areg is updated before control passes to the second assignment.
• Example 2—Delay control can be used in a sequential block to separate the two assignments in time. @(posedge clock) creg = areg; // assignment delayed until end // posedge on clock Example 3—The following example shows how the combination of the sequential block and delay control can be used to specify a time-sequenced waveform: #d -> end_wave; //trigger an event called end_wave **parameter** d = 50; // d declared as a parameter and reg [7:0] r; // r declared as an 8-bit reg **begin** // a waveform controlled by sequential delay #d r = 'hE2; #d r = 'h00; #d r = 'hF7; event end_wave; end

This example shows two sequential blocks

- All procedures in the Verilog HDL are specified within one of the following four statements:
- initial construct
- always construct
- Task
- Function

Joining of Events

 When an assignment is to be made after two separate events have occurred, known as the joining of events, a fork-join block can be useful.

```
begin
```

fork

@Aevent;

@Bevent;

join

areg = breg;

end

initial construct

• Is used to initialize variables at the start of simulation.

initial begin

```
areg = 0; // initialize a reg
for(index=0; index<size; index=index + 1)</pre>
```

memory[index] = 0; //initialize memory word

end

initial begin

```
inputs = 'b000000; // initialize at time zero
#10 inputs = 'b011001; // first pattern
#10 inputs = 'b011011; // second pattern
#10 inputs = 'b011000; // third pattern
#10 inputs = 'b001000; // last pattern
```

#tb wb = 1;

end

jo in

enc

fork @enable_a begin #ta wa = 0; #ta wa = 0; #ta wa = 0; end @enable_b begin #tb wb = 1;

Distinctions between tasks and functions

- A function shall execute in one simulation time unit; a task can contain time-controlling statements.
- A function cannot enable a task; a task can enable other tasks and functions.
- A function shall have at least one input type argument and shall not have an output or inout type argument; a task can have zero or more arguments of any type.
- A function shall return a single value; a task shall not return a value.

Tasks and task enabling

- A task shall be enabled from a statement that defines the argument values to be passed to the task and the variables that receive the results.
- Control shall be passed back to the enabling process after the task has completed.
- the time of enabling a task can be different from the time at which the control is returned
- A task can enable other tasks
- no limit on the number of tasks enabled

Always construct

- The always construct repeats continuously throughout the duration of the simulation.
- This creates a zero-delay infinite loop
- always areg = ~areg;
- Providing a timing control to the above code creates a potentially useful description
- always #half_period areg = ~areg;

Tasks and functions

- Tasks and functions provide the ability to execute common procedures from several different places in a description.
- They also provide a means of breaking up large procedures into smaller ones to make it easier to read and debug the source descriptions

The use of tasks

```
parameter on = 1, off = 0, red_tics = 350, amber_tics = 30, green_tics = 200;
initial begin red = off; amber = off; green = off; end // initialize colors.
                                                                                                                                                                                                                                                                                                                                                                                                                                       //task to wait for 'tics' positive edge clocks before turning 'color' light off.
                                                                    initial begin red = off; amber = off; green = off; end
                                                                                                                                                                                                                                                                                                                                                        light(amber, amber_tics); // and wait.
                                                                                                                                                                                                                                                                         light(green, green_tics); // and wait.
                                                                                                                                                                                                                                                                                                                amber = on; // turn amber light on
                                                                                                                  always begin // sequence to control the lights.
                                                                                                                                                                                                                                        green = on; // turn green light on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        repeat (tics) @ (posedge clock);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            always begin // waveform for the clock. \#100 \ clock = 0; \ \#100 \ clock = 1;
                                                                                                                                                                                                    light(red, red_tics); // and wait.
                                                                                                                                                                red = on; // turn red light on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            solor = off; // turn light off.
reg clock, red, amber, green;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     endmodule // traffic_lights.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   input [31:0] tics;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     output color;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              task light;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           endtask
```

Disabling of named blocks and tasks

- The disable statement provides the ability to terminate the activity associated with concurrently active procedures.
- The disable statement gives a mechanism
- terminating a task before it executes all its statements
- breaking from a looping statement
- skipping statements in order to continue with another iteration

Task: Examples

 The following example illustrates the basic structure of a task definition with five arguments:

```
task my_task;
input a, b;
inout c;
output d, e;
begin
...// statements that perform the work of the task
...
d = foo1; // the assignments that initialize result regs
d = foo2;
e = foo3;
endask
```

Or using the second form of a task declaration, the task could be defined as follows:

task my_task (input a, b, inout c, output d, e);

The following statement enables the task:

my_task (v, w, x, y, z);

The task-enabling arguments (v, w, x, y, and z) correspond to the arguments (a, b, c, d, and e) defined by the task. At task-enabling time, the input and inout type arguments (a, b, and c) receive the values passed in v, w, and x. Thus, execution of the task-enabling call effectively causes the following assignments:

```
a = v;
b = w;
c = x;
```

my_task shall place the computed result values into c, d, and e. When the task
completes, the following assignments to return the computed values to the calling
process are performed:

```
x = C;
y = d;
z = e;
```

Example 4: disable blocks

```
f(a == b) // "break" from loop
                for (i = 0; i < n; i = i+1) begin: continue
                                                     if (a == 0) // "continue" loop
                                                                        disable continue;
                                                                                                                                                                 disable break;
                                                                                          statements
                                                                                                          statements
                                                                                                                                                                                                   statements
begin: break
                                                                                                                            6c1k
                                                                                                                                                                                                                      end
```

Example 5

- This example shows the disable statement being used to disable concurrently a sequence of timing controls and the task action when the reset event occurs.
 - #d action (areg, breg); @reset disable event_expr; repeat (3) @trig; begin : event_expr @ev1;
- The sequential block and the wait for reset execute in parallel. The event _expr block waits for one occurrence of event ev1 and three occurrences of event trig. When these four events have happened, plus a delay of d time units, the task action executes. When the event reset occurs, regardless of events within the sequential block, the fork-join block terminates—including the task

Example: disable blocks

 Example 1—This example illustrates how a block disables itself. begin:block_name

```
regc = rega; // this assignment will never execute
disable block_name;
```

Example 2—This example shows the disable statement being used within a named block in a manner similar to a forward *goto*. The next statement executed after the disable statement is the one following the named block.

```
// continue with code following named block
                                                                                          disable block_name;
                                                                                                                                                          end // end of named block
begin: block name
```

Example 3: disable blocks

```
disable proc_a; // return if
task proc_a;
                                                                                                                                   endtask
                                                                                                                    end
```

Function declarations

```
The following example defines a function called getbyte, using a range specification: function [7:0] getbyte;
```

```
function [7:0] getbyte;
input [15:0] address;
begin
// code to extract low-order byte from addressed word
...
getbyte = result_expression;
```

endfunction
 Or using the second form of a function declaration, the function could be defined as follows:

 function [7:0] getbyte (input [15:0] address):

```
function [7:0] getbyte (input [15:0] address);
begin
// code to extract low-order byte from addressed word
getbyte = result_expression;
```

Returning a value from a function

- The function definition shall implicitly declare a variable, internal to the function, with the same name as the function.
- is the same type as the type specified in the function declaration
- It is illegal to declare another object with the same name as the function in the scope where the function is declared

getbyte = result_expression;

Example 6: is a behavioral description of a retriggerable monostable

 The named event retrig restarts the monostable time period. If retrig continues to occur within 250 time units, then q will remain at 1.

```
always begin : monostable
  #250 q = 0;
end
always @retrig begin
  disable monostable;
  q = 1;
end
```

Functions and function calling

- The purpose of a function is to return a value that is to be used in an expression.
- Declaration
- Use

Example: a function factorial that returns an integer value

```
function automatic integer factorial;
integer i;
integer i;
if (operand; all operand; affectorial efactorial efactorial efactorial efactorial = 1;
endfunction
// test the function
integer result;
initial begin
for (n = 0; n <= 7; n = n+1) begin
result = factorial(n);
end
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
end
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin
for (n = 0; n <= 7; n = n+1) begin for (n = 0; n <= 7; n = n+1) begin for (n = 0; n <= 7; n = n+1) begin for (n = 0; n <= 7; n = n+1) begin for (n = 0; n <= 7; n = n+1) begin for (n = 0; n <= 7; n = n+1) begin for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <= 7; n = n+1) for (n = 0; n <=
```

end endmodule //tryfact

The simulation results are as follows:

0 factorial=1
2 factorial=2
3 factorial=24
5 factorial=120
6 factorial=720
7 factorial=5040

Constant function calls

```
module ram_model (address, write, chip_select, data);
    parameter data_width = 8;
    parameter ram_depth = 2.5;
    localparam add_midth = clogb2(ram_depth);
    input [addd_width - 1:0] address;
    input write, chip_select;
    input [addd_width - 1:0] data;
    //define the clogb2 function
    function integer clogb2;
    input [31:0] value;
    begin
    value = value - 1;
    for (clogb2 = 0; value > 0; clogb2 = clogb2 + 1)
    end
    end
    reg [data_width - 1:0] data_store[0.ram_depth - 1];
    //the rest of this ram_model
    An instance of this ram_model with parameters assigned is as follows:
```

Calling a function

- A function call is an operand within an expression
- The order of evaluation of the arguments to a function call is undefined.
- Example:

word=control? {getbyte(msbyte),getbyte(lsbyte)}:0;

Function rules

- Functions are more limited than tasks. The following rules govern their usage:
- controlled statements, that is, any statements containing #, @, or wait.
- b) Functions shall not enable tasks.
- c) A function definition shall contain at least one input argument.
- d) A function definition shall not have any argument declared as output or inout.
- e) A function shall not have any nonblocking assignments or procedural continuous assignments.
-) A function shall not have any event triggers.

ram_model #(32,421) ram_a0(a_addr,a_wr,a_cs,a_data);