HARDWARE DESCRIPTION LANGUAGES

- HDL are used to describe the hardware for the purpose of modeling, simulation, testing, design, and documentation.
- Modeling: behavior, flow of data, structure
- <u>Simulation</u>: verification and test
- *Design*: synthesis

Purpose of VHDL


Problem

- Need a method to quickly design, implement, test, and document increasingly complex digital systems
 - Schematics and Boolean equations inadequate for million-gate IC

Solution

- A hardware description language (HDL) to express the design
- Associated computer-aided design (CAD) or electronic design automation (EDA) tools for synthesis and simulation
- Programmable logic devices for rapid implementation of hardware
- Custom VLSI application specific integrated circuit (ASIC) devices for low-cost mass production

Digital System Design Cycle



Design Automation & CAD Tools

- Design Entry (Description) Tools
- Schematic Capture
- Hardware Description Language (HDL)
- Simulation (Design Verification) Tools
- Simulators (Logic level, Transistor Level, High Language Level "HLL")
- Synthesis Tools
- Test Vector Generation Tools

VHDL: Why to use?

Reasons to use VHDL

- Power and flexibility
- Device-independent design
- Portability among tools and devices
- Device and tool benchmarking capability
 - VLSI ASIC migration
- Quick time-to-market and low cost (with programmable logic)

Problems with VHDL

- Loss of control with gate-level implementation (so what?)
- Inefficient logic implementations via synthesis (engineer-dependent)
 - Variations in synthesis quality among tools(always improving)

History of VHDL

- Two widely-used HDLs today
- VHDL
- Verilog HDL (from Cadence, now IEEE standard)
- VHDL VHSIC Hardware Description Language

Very High Speed Integrated Circuit


Design Flow in VHDL

- Define the design requirements
 - Describe the design in VHDL
- Top-down, hierarchical design approach
- Code optimized for synthesis or simulation
- Simulate the VHDL source code
- Early problem detection before synthesis
- Synthesize, optimize, and (place and route) the design for a device
 - Synthesize to equations and/or netlist
- Optimize equations and logic blocks subject to constraints
 - Fit into the components blocks of a given device
 - Simulate the post-layout design model
- Check final functionality and worst-case timing
- Program the device (if PLD) or send data to ASIC vendor

VHDL history

- Created by DOD to document military designs for portability
- IEEE standard 1076 (VHDL) in 1987
- Revised IEEE standard 1076 (VHDL) in 1993
- IEEE standard 1164 (object types standard) in 1993
- IEEE standard 1076.3 (synthesis standard) in 1996

Digital System Design Cycle



STYLES in VHDL

Levels of Abstraction (Architectural Styles):


- Behavioral
- High level, algorithmic, sequential execution
 - Hard to synthesize well
- Easy to write and understand (like high-level language code)


Dataflow


- Medium level, register-to-register transfers, concurrent execution
 - Easy to synthesize well
- Harder to write and understand (like assembly code)

Structural Low level, netlist, component instantiations and wiring

Trivial to synthesizeHardest to write and understand (very detailed and low level)







A Structural Architecture

architecture structure_view of full_adder is

in bit; -- inputs
out bit; -- outputs component half_adder
port (11, 12: in t
Carry: out
Sum: out

out bit);

end component:
component or gate
port (11, 12:

out bit); in bit;

end component; signal a, b, c: bit;

U1: half_adder U2: half_adder U3: or_gate


port map (X, Y, a, b); port map (b, Cin, c, Sum); port map (a, c, Cout);

end structure_view,


Boolean Equations for the Full Adder

$C_{out} = XY + SC_{in}$ $Sum = S \oplus C_{in}$ $S = X \oplus Y$

The Design Entity Concept



A Structure for the Full Adder



a, b, and c are intermediate nodes

A Behavioral Architecture

architecture behavioral view of full adder is

begin

process

variable N: integer;

constant sum_vector; bit_vector (0 to 3) := "0101"; constant carry_vector; bit_vector (0 to 3) := "0011";

begin

. N = 0,

If X = 1' then N = N+1; end If; If Y = 1' then N = N+1; end If;

if Cin = '1' then N := N+1; end if;

Sum <= sum_vector (N) after 20 ns;

Cout <= carry_vector (N) after 30 ns; wait on X, Y, Cin;

end process;

end behavioral_view;

Combining Styles of Description

architecture mixed_view of full_adder is

n bit: component xor_gate port (11, 12: li O: c

out bit):

end component;

signal S: bit;

begin

V1: Cout <= (X and Y) or (S and Cin) after 20 ns; V2: xor_gate port map (X, Y, S); V3: xor_gate port map (S, Cin, Sum);

end mixed_view;

A Dataflow Architecture

architecture dataflow view of full adder is

signal S: bit;

begin

S <= X xor Y after 10 ns; Sum <= S xor Cin after 10 ns;

Cout <= (X and Y) or (S and Cin) after 20 ns;

end dataflow_view;

Function Table for the Full Adder

outsa.	Sum	0	-	·	0	-	0	0	-
по	Cout	0	0	0	-	0	-	-	-
12.00	۸	0	-	0	-	0	-	0	-
inone.	×	0	0	~	-	0	0	-	-
	Cin	0	0	o	0	-	-	-	-

A Configuration Declaration for the Full Adder

configuration alpha of full_adder is
for structure_view
for U1, U2: half_adder use
entity_work.half_add_(macro4950),

end for; for U3: or gate use

entity work.or2 (cell2396);

ond for:


end for

end alpha;


Characteristics of the Design Hierarchy

- A complete design consists of a hierarchy of interconnected design entities.
- Each design entity consists of an *entity declaration* and any one of the associated *architecture* declarations.
- All communication between design entities takes place through their interfaces.
- A design entity makes no assumptions about the context in which it is used.
- The replacement of one architecture by another (with the same functionality) will have no external effect.

Design Space of VHDL



The Design Library




library units


Basic Building Blocks of VHDL Descriptions Behavioral Description in VHDL Introduction to VHDL Data Flow Description in VHDL Structural Description in VHDL A First Example Objects are containers of values. There are four classes of objects in jected future values; only future values can be changed by assignment. Signals have a past history of values, a present value, and set of pro-· Variables have a single value which can be changed by assignment. · Files contain sequences of values that can be read or written. Constants have a single value that may not be changed VHDL: constants, variables, files and signals. **Objects** All objects are of some type.

Lexical Elements

Types



 The user may construct additional types using the predefined types as building blocks.



Logical and or nand nor not Construction Operations Arithmetic aod ren Relational ۱۱ ۸ ^۸ пĮV

Expressions

Arithmetic

(-b + sqrt (b"2) - 4.0'a'c) / (2.0'a)

Construction

operation & register & base & displacement (day => WED, date => (July, 4, 1776))

Relational

name > "Jones" delay <= 30 ns

event.date = (November, 12, 1984)

Logical

CLOCK and not RESET

(A_reg xor memory_data) and B_reg (A = 1) and B = 0) or (C = 0) and B = 1)

Examples of Types and Objects

type tri_value is ('0', '1', 'Z'); type system_state is (idle, test, target, fire, evaluate); type small_integer is range 0 to 9; type small_real is range 0.0 to 1.0; type int_sequence is file of integer;

signal a, b, c: bit := '0'; signal stable: tri_value;

constant mid_range: small_integer := 5;

variable counter: small_integer; variable random_number: small_real;

file counts: int_sequence is "project/data/rom243";

Examples of Types and Objects

type digit_display Is array (1 to 20) of small_integer; signal target count: digit display;

lype state_descriptor is record state: system_state;

sensors: bit_vector (1 to 16); operational: boolean;

and record;

type state_history is array (integer range <>) of state_descriptor; vertable R234_history: state_history (0 to 2047);

R234_history (J) := (test, X"F0FC", false);

when TUE to THU => staff := 10; when SAT | SUN => staff ≈ 3 ; when MON | FRI => staff ≈ 5 ; guess := guess + delta; guess := guess - delta; if abs (A - B) < delta then delta := delta/2.0; elsif A-B > 0.0 then Sequential Statements register := left_shift (register); end If: while register(31) = '0' loop eise end case; case DAY exit when distance < 0.25 km; range(target) := distance; locate (target, distance); fact: for j In 2 to N loop end loop; Nfact := Nfact ; wait for 20 ms: end loop fact; Nfact : 1; end loop;

Concurrent Statements

· The structure of a design is specified using

Component instantiation statements Generate statements Block statements

· The behavior of a design is specified using

Concurrent signal assignment statements Process statements Concurrent procedure calls Concurrent assertions

Statements

- Statements specify the organization and operation of a design.
- Sequential statements specify algorithms (step by step instructions).
- Concurrent statements specify

Component interconnections Hierarchical structure Regular structure Data flow or register transfer operations Sequential statements are encapsulated in processes and subprograms for use in concurrent contexts.

Sequential Statements

Similiar to those in any high-level programming language:

If and case statements
Loop statements
Procedure call and return statements
Variable assignment statement
Null statement

Unique to VHDL:

Signal assignment statement Wait statement Assertion statement

An Example of a Package

package tristate is

type MVL is ('0'. '1'. 'Z'. 'E'); function "and" (X, Y: MVL) return MVL; function "or" (X, Y: MVL) return MVL; function "not" (X: MVL) return MVL;

type tri_vector is array (integer range <>) of tri_resolve MVL; function tri_resolve (sources: MVL_vector) return MVL; ype MVL_vector is array (integer range <>) of MVL; subtype byte is tri_vector (7 downto 0);

constant high_Z: byte; function "and" (X, Y: tri_vector) return tri_vector; function "or" (X, Y: tri_vector) return tri_vector; unction "not" (X: tri_vector) return tri_vector;

end tristate;

An Example of a Package

constant high Z: byte := "ZZZZZZZZ"; function "and" (X, Y: MVL) return MVL is package body tristate is

end "and";

function "or" (X, Y: MVL) return MVL is

end "or":

end tristate;

Concurrent Statements

source - 2v when avera X after 10 ns when C1 = 0' else Y after 7.5 ns when C2 = 0' else source when good 0.0v when poor; with transmit_quality select Zafter 5 ns; channe! <= Result <= a xor Z after 5 ns; parity: -- inputs X, Y, Z; output Result. a <= X xor Y after 5 ns; S1 <= D1 after 10 ns, '0' after 30 ns; S2 <= delay line: for K in 1 to N generate S(K) <= S(K-1) after 100 fs; signal a: bit; $S(0) \le X$ after 100 fs; end parity; begin end generate;

Library Units

entity

any common characteristics of all implementations of a device. Describes the interface with the outside world and

Describes the organization or operation of a device. architecture body

configuration

Selects design entities from a design library for component instances within an architecture.

package

Encapsulates a set of related declarations.

package body

Defines the bodies of subprograms and the values of deferred constants declared in a package.

Interface to the System

use tristate.all;

entity micro_system (

inout byte; DATA:

inout bit_vector (11 downto 0); ADDR:

inout bit: in bit; ₩.: Ä

IOREQ: out bit)

end micro_system;

Introduction to VHDL

A First Example

Basic Building Blocks of VHDL Descriptions



Structural Description in VHDL

Data Flow Description in VHDL

Behavioral Description in VHDL

Components of the System

use tristate.all

component clock package parts is

port (C: out bit);

component ROM end component;

ponent ROM 9 port (DATA: out byte; ADDR: in bit_vector (de downto 0);

CS1, CS2: In bit);

component RAM end component;

port (DATA: Inout byte; ADDR: in bit_vector (# downto 0);

CS1, CS2, RW: in bit);

end component;

port (P: in bit_vector (1 to 2); SOUT: out bit_vector (1 to 4)); component decoder


end component;

component processor
port (DATA: inout byte; ADDR: out bit_vector (11 downto 0);
CLOCK, INT: in bit; MEMREQ, RW: out bit; IOREQ: out bit)

end component;

end parts;

Simple Microprocessor System



Component Instantiation

Component Declarations

A component instance is created by a component instantiation statement.

- Each instance is a new copy of the component, unrelated to any other instance.
- Each instance identifies the signal that is attached to each port of the component
- Unused ports may be left unconnected.

· A component declaration defines the intertace to a subcomponent of a design.

The declaration specifies:

The direction in which data flows through each port The names and types of its ports The name of the component

Uses of Component Instantiation

- · The designer can postpone decisions about the behavior of portions of his design during top-down decomposition.
- The designer can reuse a portion of a design that has already been created and stored in a design library.
- The design can choose either structural or functional decomposition.

Structural Architecture for the System

architecture build1 of micro_system is signal CL, MR: use parts.all;

bit; bit_vector (1 to 4); signal M:

port map (DATA, ADDR, CL, INT, MR, RW, IOREQ);
port map (P(1) => ADDR (11), P(2) => ADDR (10), M);
port map (CL);
port map (DATA, ADDR (9 downto 0), MR, M(1)); begin CPU: processor DEC: decoder CLK: clock SROM: ROM


RAM_array: for i in 2 to 4 generate

SRAM: RAM port map (DATA, ADDR (9 downto 0), MR, M(I), RW); end generate;

end build1;

A First Example Basic Building Blocks of VHDL Descriptions Structural Description in VHDL Behavioral Description in VHDL Behavioral Description in VHDL

General Model of Functional Devices



A Configuration of the System

library CMOS_A, CMOS mem;


configuration simple of byild1 is
for micro system < sucted to micro system < sucted to micro system < sucted to micro system < successor use
entity CMOS_A.micro_processor (UP2400);
end for;
for DEC: decoder use
entity CMOS_A.one_of_four (C0901);
end for;
for CLK: clock use
entity CMOS_A.clock (C2310);
end for;
for SROM: ROM use
entity CMOS_mem.ROM_1K8 (functional);
end for;

Binding Instances to Library Units

- A design system may support any number of design libraries.
- Each component instance must be bound to an entity in some design library with a configuration specification.
- An explicit configuration specification can appear in a configuration declaration, or right after the declaration of a component.
- If no explicit configuration specification for an instance appears, then the default configuration specification takes effect.

Tracing Signal Assignment Execution

A <= B or C after 5 ns;



Unconditional Signal Assignment

 The simple signal assignment models a data transform in which all inputs are data inputs:


S <= intvat (J) after 5 ns, abs K after 10 ns, (L+M)/2 after 15 ns;

- The target to the left of the arrow will receive the values defined by the waveform on the right.
- Each waveform element has a value part and a delay part.
- The value is any expression of the same type as the target
- The delay is an expression of the physical type TIME. If the after clause is missing, a delay of 0 is assumed.
- All signals used in value parts are defined to be inputs.

Uses of Simple Signal Assignment


Modeling combinational circuits:

parity <= A xor B xor C xor D;



Perity

- · Modeling asynchronous sequential circuits:
- Ok= Sinand OB;
 - OB <= R nand Q;



Signal Assignment Execution

- A signal assignment statement executes in response to changes on its input signals.
- Each value in the waveform will be scheduled to appear on the target after the specified delay.
- If the assignment statement executes again, previously scheduled values may be overridden.
- A delay of zero represents an infinitesimally small delay signal assignment <u>never</u> takes effect immediately.

Uses of Conditional Signal Assignment

To switch between two functions based on a single condition:

RegC <= RegA after 150 ns when A_enable else RegB after 150 ns;

 To switch among functions when multiple control lines must be considered in some order of precedence: bus_cycle <=
dma when dma_req else
interrupt when interrupt_req and not interrupt_inhibit else
sync when ext_sync else
instruction;

Selected Signal Asignment


A single expression selects which of several transforms is to be applied:

 with opcode select
 result <=
 A and B when and op,
 A or B when or op,

A xor B when xor_op,

not A when not op;

- · The expression is evaluated when any input changes.
- · The waveform associated with the value is assigned to the targel.
- Every possible value of the expression must have a corresponding waveform.



Conditional Signal Assignment

 A series of conditions controls which of several functional transforms drives the target:

count <=
3 when A='1' and B='1' else
2 when A='1' else
1 when B='1' else
0;

- · When any input changes, the conditions are evaluated in order.
- The waveform associated with the first true condition is assigned to the target.
- The last waveform must not have a condition it is the default.

· Selected signal assignment models multiplexors, selectors and similiar "0100" after 12 ns when "01", "0010" after 12 ns when "10", "0001" after 12 ns when "11"; "1000" after 12 ns when "00", Output Date DEC: with P1 & P2 select Uses of Selected Signal Assignment S Office S SOUT <= Input Control SM: with system_state select Transform Function Data target when idle | test, idle when evaluate; evaluate when fire, fire when target, Input Control next_state <= devices: Input Date · A device with input control can be modeled with a guarded block. data <= guarded Dbus; end block latch; latch: block (load_enable = '1') begin Modeling a Latch Latch Timing load enable: DBus

Modeling the Shift Register

Signal GUARD

signal v: bit_vector (1 to 4); -- represents internal storage of register block (SH = '1' and rising (CLK))

with LR & S1 & S2 select v <= guarded

v(3) when "010", v(3) when "011", Q when "100", '0' when "101", '1' when "110", v(1) when "111", v(3) when "001", \$\\ \frac{2}{2}\\ \frac{2}\\ \frac{2}\\ \frac{2}\\ \frac{2}\\ \frac{2}\\ \frac{2}\\ \frac{2}\\ \frac v(4) & v(2) &


end block shifter;

· A block statement may have a guard expression .

- · A block statement with a guard expression implicitly declares a signal named GUARD.
- · The value of GUARD is always updated to the current value of the guard expression.
- Guarded signal assignments implicity reference signal GUARD.
- Signal GUARD may also be explicitly referenced like any other signal.

A Synchronous Serial-Input Shift Register

Output Control



Output Data

Transform

Data


Output Control

Function

Input Cantrol

*Q : serial input

One Signal with Multiple Sources



Signal Resolution

package tristate is

type tri_vector is array (integer range <>) of tri_resolve MVL; function tri_resolve (sources: MVL_vector) return MVL; type MVL_vector is array (integer range <>) of MVL;

end package tristate;

Modeling Output Disconnection

- · Tristate outputs can effectively disconnect from the circuits they drive.
- · Output disconnection can be modeled indirectly by defining a data type that includes a value meaning "not driving".

type MVL (\$ (0', '1', 'Z', 'E');

Using a "Not Driving" Value

signal common: tri_vector (0 to 7); signal A_data, B_data, C_data, D_data: tri_vector (0 to 7); signal A_enable, B_enable, C_enable, D_enable: MVL;

U2: block (load = '1') signal tmp: tri_vector (0 to 7);

U1: common <= A_data when A_enable = '1' else "ZZZZZZZZ";

begin

tmp <= guarded B_data; common <= tmp when B_enable = '1' else "ZZZZZZZ";

end block U2;

U3: with C_enable & D_enable sefect

common <=

C_data when "10", D_data when "01", C_data or D_data when "11", "ZZZZZZZ" when "00";

Summary

- · Concurrent signal assignment provides data flow and register transfer level descriptive styles.
- Function control is modeled with conditional and selected signal assignment.
- · Input control is modeled with guard expressions and guarded assignment.
- · Output control can be modeled by using appropriate data types in conjunction with signal assignment statements.

Introduction to VHDL

A First Example

Basic Building Blocks of VHDL Descriptions

Structural Description in VHDL

Data Flow Description in VHDL

Behavioral Description in VHDL

Signal Resolution

package body tristate is

function tri_resolve (sources: MVL_vector) return MVL is variable resolved_value: MVL := 'Z';

for i In sources'range loop

if resolved_value = 'Z' then

resolved_value := sources(i); elsif sources (i) /= 'Z'

return 'E';

end if;

end loop;

return resolved_value;

end tri_resolve;

end package tristate;

Using a "Not Driving" Value

signal common: tri_vector (0 to 7); signal A_data, B_data, C_data, D_data: tri_vector (0 to 7); signal A_enable, B_enable, C_enable, D_enable: MVL;

U1: common <= A_data when A_enable = '1' else "ZZZZZZZ";

U2: block (load = 't') eignel tmp: tri_vector (0 to 7);

tmp <= guarded B_data; common <= tmp when B_enable = '1' else "ZZZZZZZZ";

end block U2:

U3: with C_enable & D_enable select common <=

C_data when "10",
D_data when "01",
C_data or D_data when "11",
"ZZZZZZZZ" when "00";

Behavioral Architecture of the RAM

architecture behavioral of RAM_1K8 is

process

subtype matrix_item is tri_vector (7 downto 0); type matrix is array (0 to 1023) of matrix item;

variable memory: matrix;

begin

while CS1 and CS2 = '1' loop

case RW is

when '0' => DATA <= memory(intvai(ADDR)) after 70ns;

when '1' => memory(intval(ADDR)) := DATA;

end case;

wait on CS1, CS2, DATA, ADDR, RW;

end loop; DATA <= "ZZZZZZZZ" after 55 ns;

wait on CS1, CS2;

end process;

end behavioral;

A Package for Byte Objects

use work.tristate.all;

package byte_objects is

type byte_vector is array (natural range <>) of byte; type byte_sequence is file of byte;

function read_bytes (file_name: string; length: natural) return byte_vector;

end byte_objects;

package body byte_objects is function read_bytes (file_name: string; length: natural) return byte_vector is

file data: byte_sequence is in file_name; variable elements: byte_vector (0 to length-1);

read (data, elements (i)); tor i in elements'range loop

end for;

return elements;

end read bytes;

end byte_objects;

Modeling Complex Behavior

- · Concurrent signal assignment statements model simple devices whose outputs are always a function of their inputs.
- · A more general capability is required to model devices with internal (hidden) state information.
- A technique is required to describe device behavior in algorithmic (sequential) terms.
- The process statement provides a compact representation for arbitrary deterministic behavior.
- The subprogram encapsulates a sequence of sequential statements.

Modeling A Random Access Memory

use work.tristate.ell entity RAM_1K8

inout tri_vector; bit vector DATA: ADDR:

CS1, CS2:

end RAM_1KB; ΑĶ

Behavioral Description

- Processes are concurrent statements; function calls appear in expressions; procedure calls are sequential statements.
- · Processes and subprograms contain:
- Declarations of constants, variables, subprograms, etc.
- Sequential statements specifying how output values are computed.
- · The description contains no information about the implementation of a

A file type definition

Gives the file type a name

Specifies what sort of objects it contains

Implicitly declares READ and WRITE procedures

A file declaration

Creates an object of some file type

Associates the object with an external file

Specifies whether the file is to be read or written

More, More, More!

Generic parameters

- Guarded signals
- · Libraries and configuration
- Global signals
- User defined attributes
- Assertion of operating conditions and characteristics
- · The VHDL type model
- Signals, events and the simulation cycle
- Modeling methods

A Self-Initializing ROM

use work.tristate.all, work.byte_objects.all;

entity ROM 1K8

port (DATA: out byte; ADDR: in bit_vector (9 downto 0); CS1, CS2: In bit); end ROM_1K8;

use work.twos_comp.all;

architecture functional of ROM_1K8 is

constant address_bits: integer := 10;
constant file_name: string := "SYS\$LOGIN:[JON.DATA]R1234";
constant ROM_contents: byte_vector :=
 read_bytes (file_name, 2**address_bits);

begin DATA <=ROM_contents (intval (ADDR)) when CS1&CS2 = "11" else high Z;

end functional;