Calling a function

- A function call is an operand within an expression
- The order of evaluation of the arguments to a function call is undefined.
- Example:

word=control? {getbyte(msbyte),getbyte(lsbyte)}:0;

Function rules

- Functions are more limited than tasks. The following rules govern their usage:
- A function definition shall not contain any time-controlled statements, that is, any statements containing
- Functions shall not enable tasks. q
- A function definition shall contain at least one input argument.
- A function definition shall not have any argument declared as output or inout. ਰੇ
- A function shall not have any nonblocking assignments or procedural continuous assignments. e)
- A function shall not have any event triggers.

Function declarations

The following example defines a function called getbyte, using a range specification:

function [7:0] getbyte; input [15:0] address; begin

// code to extract low-order byte from addressed word

getbyte = result_expression;

endfunctionOr using the second form of a function declaration, the function could be defined as follows:

'unction [7:0] getbyte (input [15:0] address);

// code to extract low-order byte from addressed word

getbyte = result_expression;

Returning a value from a function

- The function definition shall implicitly declare a variable, internal to the function, with the same name as the function.
- is the same type as the type specified in the function declaration
- It is illegal to declare another object with the same name as the function in the scope where the function is declared

getbyte = result_expression;

User Define Primitives (UDP)

- User Defined Primitives. Using UDP we can model number of primitives, if we need more complex primitives, then Verilog provides UDP, or simply mission gates, and switches. This is rather small Verilog has built in primitives like gates, trans-
- Combinational Logic
- Sequential Logic
- We can include timing information along with this UDP to model complete ASIC library models.

This is kind of same as we do for module definition. UDP's should endprimitive. This should follow by ports/terminals of primitive. UDP begins with reserve word primitive and ends with be defined outside module and endmodule

```
// and primitve is declared
```

//This code shows how input/output p

primitive udp syntax (a, b, c, d);

input b,c,d; output a;

// UDP function code here

endprimitive

In the above code, udp syntax is the primitive name, it contains ports a, b,c,d.

Example: a function factorial that returns an integer value

The simulation results are as follows:

0 factorial=1

```
result = factorial(n);
$display("%0d factorial=%0d", n, result);
                                                                                 if (operand >= 2)
factorial = factorial (operand - 1) * operand;
                                                                                                                                                                                                                         integer n;
initial begin
for (n=0); n <= 7; n=n+1) begin
result = factorial(n);
// define the function function automatic integer factorial;
                                                                                                                                                factorial = 1;
                                                                                                                                                                                                                                                                                                                                                        end
endmodule //tryfact
                                               input [31:0] operand
                                                                                                                                                                                        // test the function
                                                                                                                                                                                                               integer result;
                                                                                                                                                                      endfunction
```

7 factorial=5040

5 factorial=120 4 factorial=24 3 factorial=6 2 factorial=2

Constant function calls

```
for (clogb2 = 0; value > 0; clogb2 = clogb2 + 1)
                                                                                                          localparam addr_width = clogb2(ram_depth);
module ram_model (address, write, chip_select, data);
                                                                                                                                           input [addr_width - 1:0] address;
                                                                                                                                                                                                                                                                                                                                                                                                 value = value - 1;
                                                                       parameter ram depth = 256;
                                                                                                                                                                                                                  inout [data_width - 1:0] data;
                                                                                                                                                                                                                                                      //define the clogb2 function
                                   parameter data_width = 8;
                                                                                                                                                                                  input write, chip_select;
                                                                                                                                                                                                                                                                                             function integer clogb2;
```

 $\begin{tabular}{ll} \end{tabular} \begin{tabular}{ll} reg [data_width - 1:0] & data_store[0:ram_depth - 1]; \\ \end{tabular} \begin{tabular}{ll} // the rest of the ram model \\ \end{tabular}$

An instance of this ram_model with parameters assigned is as follows: ram_model #(32,421) ram_a0(a_addr,a_wr,a_cs,a_data);

UDP Symbols

: 0 or 1 or X : ? var can be 0 or 1 or x

0 or 1 : Same as ?, but x is not included

(10): Falling edge on an input

: (01): Rising edge on an input

(01)(0x)(x1)(1z)(z1): Rising edge incl x and

: (10)(1x)(x0)(0z)(20): Falling edge inclx and

(vw) : change from v to w: v,w can be 0,1,x,? or

: no change: No Change

UDP Body

Functionality of primitive (both combinational and sequential) is described inside a table, and it ends with reserve word endtable as shown in code below. For sequential UDP, we can use initial to assign initial value to

primitive udp body (a, b, c); output a;

input b,c;

 $// A = B \mid C;$ table // B C : A? 1:1;

1 ? : 1;

endprimitive

A UDP cannot use 'z' in input table

UPD rules

- A UDP can contain only one output and up to 10 inputs
- Storage: 1-5 is less 1K; 10 is 623K
- Output Port should be the first port followed by one or more input ports.
- All UDP ports are scalar, i.e. Vector ports are not allowed.
- UDP's can not have bidirectional ports
- The output terminal of a sequential UDP requires an additional declaration as type reg.
- It is illegal to declare a reg for the output
- terminal of a combinational UDP
- May not appear between keywork module andendmodule

Port Rules

- A UDP can contain only one output and up to 10 inputs
- Output Port should be the first port followed by one or more input ports.
- All UDP ports are scalar, i.e. Vector ports are not allowed.
- UDP's can not have bidirectional ports.
- The output terminal of a sequential UDP requires an additional declaration as type reg.
- It is illegal to declare a reg for the output terminal of a combinational UDP

Example

```
primitive multiplexer(mux, control, dataA, dataB)
                                                                                                                                0.1?:1;//?=0,1,x
                                                         input control, dataA, dataB;
                                                                                                                // control dataA dataB mux
                                                                                              // control dataA dataB mux
                                                                                                                                                   00 ? 00
                                                                                                                                                                                          1?0:0;
                                                                                                                                                                      1?1:1;
                                                                                                                                                                                                            ; 0: 0 0 ×
                                                                                                                                                                                                                                ×11:1;
                                                                                                                                                                                                                                                                      endprimitive
                                         output mux;
                                                                             table
primitive multiplexer(mux, control, dataA, dataB
                                      input control, dataA, dataB;
                                                               // control dataA dataB mux
                                                                                            011:1;
                                                                                                                                                                                                                   110:0;
                                                                                                                     00000
                                                                                                                                  001:0;
                                                                                                                                                              101:1;
                                                                                                                                                                           111:1;
                                                                                                                                                                                                      100:0;
                                                                                                        01x:1;
                                                                                                                                                                                                                                1 x 0:0;
                                                                                                                                               00x:0;
                                                                                                                                                                                         1×1:1;
                         output mux;
                                                                                                                                                                                                                                                                                       endprimitive
                                                                                                                                                                                                                                                                         endtable
```

Level Sensitive UDP

- Level-sensitive sequential behavior is represented the same way as combinational behavior, except that the output is declared to be of type **reg**, and there is an additional field in each table entry. This new field represents the current state of the LIDP.
- The output is declared as reg to indicate that there is an internal state. The output value of the UDP is always the same as the internal state.
- A field for the current state has been added. This field is separated by colons from the inputs and the output.
- Sequential UDPs have an additional field inserted between the input fields and the output field, compared to combinational UDP. This additional field represents the current state of the UDP and is considered equivalent to the current output value. It is delimited by colons.

UDP instantiation

```
monitor(" Bb== 0; c = 0;
                                                                                                                                                      #1 b = 1/bx;
                                                                                                                                                                                                   #1 c = 1'bx;
             module udp body tb();
                                                                                                                                                                                                                                 #1 $finish;
                                                          udp body udp (a,b,c);
include "udp body.v"
                                                                                                                                                                       #1 c = 0;
                                                                                                                                                                                     #1 b = 1;
                                                                                                                                                                                                                   #1 b = 0;
                                                                                                          #1 b = 1;
                                                                                                                        #1 b = 0;
                                                                                                                                         #1c = 1;
                                                                            initial begin
                                                                                                                                                                                                                                                               endmodule
                               reg b,c;
                                              wire a;
```

Table/Initial

- Table is used for describing the function of UDP. Verilog reserve world **table** marks the start of table and reserve word **endtable** marks the end of table.
- Each line inside a table is one condition, as and when an input changes, the input condition is matched and the output is evaluated to reflect the new change in input.
- initial statement is used for initialization of sequential UDP's. This statement begins with the keyword initial. The statement that follows must be an assignment statement that assigns a single bit literal value to the output terminal rea

primitive udp initial (a,b,c);
output a;
input b,c;
reg a;
initial a = 1'b1;
table
//udp initial behaviour
endtable
endtable

Example

```
primitive d_edge_ff(q, clock, data);
output q; reg q;
input clock, data;
table
    // obtain out on rising clock edge
    // clock data q q+
    (01) 0: ?: 0;
    (01) 1: ?: 1;
    (0?) 1: 1: 1;
    (0?) 1: 2: -;
    indicates node v
    // ignore negative edge of clock
    (?0) ?: ?: -; - indicates node v
    // ignore data changes on steady clock
    ?(??): ?: -;
endtable
endprimitive
```

Initial in UDP

- contents limited to one procedural assignment statement
- the procedural assignment statement must assign a value to a reg whose identifier matches the identifier of an output terminal
- the procedural assignment statement must assign one of the following values: 1b1 1b0 1bx 1 0

```
primitive srff (q,s,r);
output q;
input s,r;
reg q;
initial q = 1b1;
Table
// s r q q+
10:?:1;
f0:1:-;
0 r:?:0;
0 f:0:-;
11:?:0;
endtable
endprimitive
```

Example

```
primitive latch(q, clock, data);
output q; reg q;
input clock, data;
table
// clock data q q+
0 1:?:1;
0 0:?:0;
1?:?:-;//-= no change
endtable
endtable
```

Edge Sensitive

- In level-sensitive behavior, the values of the inputs and the current state are sufficient to determine the output value. Edge-sensitive behavior differs in that changes in the output are triggered by specific transitions of the inputs.
- As in the combinational and the level-sensitive entries, a ? implies iteration of the entry over the values 0, 1, and x. A dash (-) in the output column indicates no value change.
- All unspecified transitions default to the output value x. Thus, in the previous example, transition of clock from 0 to x with data equal to 0 and current state equal to 1 result in the output q going to x.
- All transitions that should not affect the output must be explicitly specified. Otherwise, they will cause the value of the output to change to x. If the UDP is sensitive to edges of any input, the desired output state must be specified for all edges of all inputs.

Edge triggered

```
//clock jk pc state output/next state
                                                                                                                                                                                                    r 00 00 : 0 : 1 ; //normal clocking c
primitive jk edge ff(q, clock, j, k, preset
                                                                                                                                                                                                                                                                                                                                                         b *? ?? : ? : - ; //j and k transi
                                                                                                            ? ?? 01 : ? : 1 ; //preset logic
                                                                                                                                                        ? ?? 10 : ? : 0 ; //clear logic
                                           input clock, j, k, preset, clear;
                                                                                                                                 ? ?? *1: 1: 1;
                                                                                                                                                                             ? ?? 1*: 0: 0;
                                                                                                                                                                                                                       r 00 11: ?: -;
                                                                                                                                                                                                                                               r 01 11: ?: 0;
                                                                                                                                                                                                                                                                        r 10 11: ?: 1;
                                                                                                                                                                                                                                                                                           r 11 11:0:1;
                                                                                                                                                                                                                                                                                                               r 11 11: 1: 0;
                                                                                                                                                                                                                                                                                                                                                                                b ?* ??: ?: - ;
                                                                                                                                                                                                                                                                                                                                       f ?? ??: ?: - ;
                        output q; reg q;
                                                                                                                                                                                                                                                                                                                                                                                                                                  endprimitive
                                                                                                                                                                                                                                                                                                                                                                                                         endtable
```

```
primitive dff1 (q,clk,d);
                                                                                      // clkd q q+
p 0 : ? : 0 ;
p 1 : ? : 1 ;
n ? : ? : - ;
? * : ? : - ;
                                                          initial q = 1b1;
               input clk,d;
                             output q;
                                                                                                                                                                endtable
                                             reg q;
                                                                         table
```

// ignore x on clock when data equals state

x 1:1:-; x 0:0:-;

endprimitive

endtable

1 ? :?: - ; // - = no change

// clock data state output/next state

01:?:1; 00:7:00

primitive latch(q, clock, data)

input clock, data;

table

output q; reg q;

```
Initial in UDP
```

```
module dff (q,qb,clk,d);
                                                                                                         not #5 g3 (qb,qi);
                                                               dff1 g1 (qi,clk,d);
                                                                                    buf #3 g2 (q,qi);
                                            output q,qb;
                                                                                                                                endmodule
                     input clk,d;
                                                                                                                                                                                               endprimitive
```