Continuous assignments: Examples

```
    wire mynet;
    assign (strong1, pull0) mynet = enable;
    Example2
    wire (strong1, pull0) mynet = enable;
    Example3
    module adder (sum_out, carry_out, carry_in, in a, in b);
    output [3:0] sum_out;
    input [3:0] lina, inb;
    input carry_in;
    wire carry_out, carry_in;
    wire carry_out, carry_in;
    wire [3:0] sum_out, ina, inb;
    assign {carry_out, sum_out} = ina + inb + carry_in;
    endmodule
```

Continuous assignments: Examples

```
module select_bus(busout, bus0, bus1, bus2, bus3, enable, s);

parameter n = 16;

parameter Zee = 16 bz;

output [1:n] busout;

input [1:n] bus0, bus1, bus2, bus3;

input [1:n] bus0, bus1, bus2, bus3;

input [1:n] busout = mable;

input [1:n] data; // net declaration

// net declaration with continuous assignment

tri [1:n] busout = enable ? data: Zee;

// assignment statement with four continuous assignments

assign

data = {s == 0} ? bus0: Zee,

data = {s == 1} ? bus1: Zee,

data = {s == 2} ? bus3: Zee,

data = {s == 3} ? bus3: Zee,
```

Assignments

- The assignment is the basic mechanism for placing values into nets and variables. There are two basic forms of assignments:
- The continuous assignment, which assigns values to nets
 - The procedural assignment, which assigns values to variables

```
Statement type

Contract to the (wester on eacher)

Contract to select of a vector net
Contract indexed of a vector net
Contract indexed part select of a vector net
Introduced part select of a vector reg, integer, or time variable
Contract indexed part select of a vector reg, integer, or time variable
Indexed part select of a vector reg, integer, or time variable
Indexed part select of a vector reg, integer, or time variable
Indexed part select of a vector reg, integer, or time variable
Contract word
Contraction or mested concaveration of time animals.
```

Continuous assignments

- Continuous assignments drives values onto nets, both vector and scalar.
- Continuous assignments provide a way to model combinational logic without specifying an interconnection of gates.

Behavioral modeling

- Verilog behavioral models contain
- procedural statements that control the simulation and manipulate variables of the data types previously.
- Each procedure has an activity flow associated with it. These statements are contained within procedures.
- The activity starts at the control constructs initial and

Each initial construct and each always construct starts a separate

 All of the activity flows are concurrent to model the inherentconcurrence of hardware.

Behavioral model Example

reg [1:0] a, b; initial begin module behave;

a - 'bl; f 0q. - q

always begin

always begin

endmodule

together at simulation time zero. The initial constructs always constructs execute defined by the initial and During simulation of this always constructs start model, all of the flows execute once, and the repetitively.

Procedural assignments

- procedural assignments put values in variables.
- procedures such as always, initial, task and Procedural assignments occur within function.
- It executes when the flow of execution in the simulation reaches an assignment within a procedure

Variable declaration assignment

 Declare a 4-bit reg and assign it the value 4. This is equivalent to writing reg[3.0]a = 4'h4;

reg [3:0] a;

initiala = 4"h4;

The following example is not legal:

reg [3:0] array [3:0] = 0;

Declare two integers; the first is assigned the value of 0.

integer i = 0, j;

Declare two real variables, assigned to the values 2.5 and 300,000. real r1 = 2.5, n300k = 3E6;

Declare a time variable and realtime variable with initial values. realtime rt 1 = 2.5;

Procedural assignments

- The Verilog HDL contains two types of procedural assignment statements:
- Blocking procedural assignment statements
- Executes before the execution of the statements that follow it in a sequential block.
- It does not prevent the execution of statements that follow it in a parallel block.
- Nonblocking procedural assignment statements
- allows assignment scheduling without blocking the procedural flow.
- used whenever several variable assignments within the same time step can be made without regard to order or dependence upon each other.

Blocking procedural assignment

 The following examples show blocking procedural assignments:

```
rega = 0;
rega[3] = 1; // a bit-select
rega[3:5] = 7; // a part-select
mema[address] = 8'hff; // assignment to a mem
ement
```

```
{carry, acc} - rega + regb; // a concatenation
```

Procedural assignments

- The right-hand side of a procedural assignment can be any expression that evaluates to a value.
- The lefthand side shall be a variable that receives the assignment from the right-hand side.

Procedural assignments

- The left-hand side of a procedural assignment can take one of the following forms:
- reg, integer, real, realtime, or time data type: an assignment to the name reference of one of these data types.
- Bit-select of a reg, integer, or time data type: an assignment to a single bit that leaves the other bits untouched.
- Part-select of a reg, integer, or time data type: a part-select of one or more contiguous bits that leaves the rest of the bits untouched.
 - Memory word: a single word of a memory.
- Concatenation or nested concatenation of any of the above: a
 concatenation or nested concatenation of any of the previous four
 forms. Such specification effectively partitions the result of the right
 hand expression and assigns the partition parts, in order, to the
 various parts of the concatenation or nested concatenation.

Example

```
// non_block1.v

reg a, b, c, d, e, f,
// blocking assignments
initial begin

a = #10 1; // a will be assigned 1 at time 10

b = #2 0; // b will be assigned 0 at time 12

c = #4 1; // c will be assigned 1 at time 16

end
// non-blocking assignments
initial begin

d <= #10 1; // d will be assigned 1 at time 10

e <= #2 0; // e will be assigned 1 at time 10

e <= #2 0; // e will be assigned 1 at time 2

f <= #41; // f will be assigned 1 at time 2

end
endmodule
```

scheduled changes at lime 2

artheduled changes at time 4

0-0

1=1

extreduled changes at time 10

4-1

Blocking procedural assignment

```
output out;

reg a, b, c;

initial begin

a = 0;

b = 1;

c = 0;

end

always c = #5 ~c;

always @ (posedge c) begin

a <= b; // evaluates, schedules,

b <= a; // and executes in two steps

end module
```

Step 1: At posedge c, the simulator evaluates the right-hand sides of the nonblocking assignments and schedules the assignments of the new values at the end of the nonblocking assign update events [a=0. b=1]

Step 2: When the simulator activales the nomblocking assign update events, the simulator updates the left-hand side of each nomblocking assignment statement [a=1, b=0]

Examples

```
initial a <= #4 0; // schedules 0 at time 4
                                                                                                                                            initial a <= #4 1; // schedules 1 at time 4
                                                                                                                                                                                                                     // The assigned value of the reg is
                                                                                                                                                                                  // At time 4, a = ??
module multiple2;
                                                                                                                                                                                                                                                    indeterminate
                                                                       initial a = 1;
                                                                                                                                                                                                                                                                                        endmodule
                                                                                                                                                                           a <= #4 0; // schedules a = 0 at time 4
                                                                                                                                                                                                           a <= #4 1; // schedules a = 1 at time 4
                                                                   // The assigned value of the reg is
                                                                                                                                                                                                                                               // At time 4, a = 1
                                                                                                     // determinate
                                initial a = 1;
                                                                                                                                         initial begin
                                                                                                                                                                                                                                                                                  endmodule
```

Example

```
// non_block1.v

module non_block1;

reg a, b, c, d, e, f;

// blocking assignments
initial begin

a = #10 1; // a will be assigned 1 at time 10

b = #2 0; // b will be assigned 0 at time 12

c = #4 1; // c will be assigned 1 at time 16

wnd

// non-blocking assignments
initial begin

d <= #10 1; // d will be assigned 1 at time 10

e <= #2 0; // e will be assigned 1 at time 2

f <= #4 1; // f will be assigned 1 at time 4

end

end
end
```

Procedural continuous assignments

- statements that allow expressions to be driven The procedural continuous assignments (using keywords **assign** and **force**) are procedural continuously onto variables or nets.
- The left-hand side of the assignment in the assign statement shall be a variable reference or a concatenation of variables.
- The deassign procedural statement shall end a procedural continuous assignment to a

Example

```
module dff (q, d, clear, preset, clock);
                                                                               input d, clear, preset, clock;
                                               output q;
```

if (!clear)

always @(clear or preset)

assign q = 0;

assign q = 1;

else if (!preset)

else

always @ (posedge clock) deassign q;

Example

```
//makes assignments to r1 without
                                                                                                                                    //cancelling previous assignments
                                                                                                                                                               for (i = 0; i \le 5; i = i+1)
                                                                                                                                                                                         r1 <= # (i*10) i[0];
module multiple4;
                                                                                  initial begin
                                                                                                                                                                                                                                                endmodule
                                                      reg [2:0] i;
                             reg r1;
```

Example

```
module multiple4;
                                  reg [2:0] i;
                   reg r1;
```

The assign procedural continuous assignment

statement shall override all procedural

assignments to a

initial begin

//makes assignments to r1 without //cancelling previous assignments

endmodule



Conditional statement

The conditional statement (or if-else statement) is used to make a decision about whether a statement is executed
 if (index > 0)
 if (rega > regb)
 result = rega;
 else // else applies to preceding if

If-else

result = regb;

```
if (index > 0) begin

if (rega > regb)

result = rega;

end

else

result = regb;
```

```
if (index > 0)

if (rega > regb)

result = rega;
else

result = regb;
```

Example: force, release

module test;

```
mg a, b, c, d;

where e;

and and 1 (e, a, b, c);

initial begin

$monitor("%d d=%b,e=%b", $stime, d, e);

a = 1;

b = 0;

c = 1;

#10;

force d = (a | b | c);

force e = (a | b | c);

release e;

#10 $finish;

end

end

endi
```

Example: force, release

```
module test; where c; where c; where c; where c; and and 1(e,a,b,c); farine, d,e; Results: assign d=a & b & c; a = 1; b = 0; c = 1; force d=(a|b|c); force e=(a|b|c); force e=(a|b|c); force e=(a|b|c); a=(a|b|c); a=(a|b|c);
```

Case statement

```
reg [9:0] result;

case (rega)

16'd0: result = 10'b0111111111;

16'd2: result = 10'b1101111111;

16'd3: result = 10'b111011111;

16'd4: result = 10'b111011111;

16'd5: result = 10'b1111101111;

16'd5: result = 10'b1111110111;

16'd5: result = 10'b1111110111;

16'd3: result = 10'b1111111011;

16'd3: result = 10'b1111111011;

16'd9: result = 10'b1111111101;

16'd9: result = 10'b1111111101;
```

The case expression given in parentheses shall be evaluated exactly once and before any of the case item expressions.

reg [15:0] rega;

- The case item expressions shall be evaluated and compared in the exact order in which they are given.
- If one of the case item expressions matches the case expression given in parentheses, then the statement associated with that case item shall be executed, and the linear search shall terminate.
- If all comparisons fall and the default is given then the default item statement is executed.
- If the default statement is not given and all of the comparisons fail, then none of the case item statements shall be executed.
- the comparison only succeeds when each bit matches exactly with respect to the values 0.1. X, and 2.

Case Statement

 The following example illustrates the use of a case statement to handle x and z values properly;

```
case (select[1:2])
2'b00: result = 0;
2'b01: result = flaga;
2'b0x,
2'b0x: result = flaga ? 'bx : 0;
2'b10: result = flagb;
2'bx0,
2'bx0,
2'bx0,
default result = flagb ? 'bx : 0;
```

In this example, if select[1] is 0 and flaga is 0, then even if the value of select[2] is x or z, result should be 0—which is resolved by the third case.

```
The following module fragment uses the if-else
                                                                                        whether one of three modify segn regs has to
                                                                                                                                                                         increment is to be added to the index reg. The
                                                                                                                                                                                                             first ten lines declare the regs and parameters.
                                                 statement to test the variable index to decide
                                                                                                                                  be added to the memory address and which
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        dse if (index < agment3) begin
instruction = segment_area (index+modif/_seg2);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    instruction = sagment_area [index + modify_sag3];
                                                                                                                                                                                                                                                                                                                                                                               instruction = sigment_area [index + modify_seg1];
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               instruction = segment_area [index];
                          reg [31:0] instruction, segment_area [255:0];
                                                                                                                                                                                                                                                     segment3 = 64, inc_seg3 = 4,
                                                                                                                                                                                                                   segment 2 - 20, inc_seg 2 - 2,
                                                                                                                                                                                   Parameter segment1 = 0, inc_seg1 = 1,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    index = index + inc_seg2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 index = index + inc_seg3;
                                                                                                                                                                                                                                                                                                                                                                                                              index = index + inc_segt;
("declare regs and parameters
                                                                                                                                                                                                                                                                                                                                                # (index < segment2) begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  alse if (index < data) bagin
                                                                                                                                                                                                                                                                                 data = 128;
                                                                                                                                                                                                                                                                                                                   // test the index variable
                                                                                   Ng [5:0] modify_sag1,
                                                      reg [7:0] index;
                                                                                                                                                       Eges_Vibora
                                                                                                                             modify_sag2,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             and disc
                                                                                                                                                                                                                                                                                                                                                                                                                                              ğ
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ğ
```

Case statement

The case statement is a multiway decision statement that tests whether
an expression matches one of a number of other expressions and
branches accordingly.

case(exbr)

Case_item: statement

;

Default: statement

endcase

The default statement shall be optional.

Casez Statement

 If the most significant bit of ir is a 1, then the task instruction1 is called, regardless of the values of the other bits of ir.

```
casez (ir)

8*b1???????: instruction1(ir);

8*b01??????: instruction2(ir);

8*b00010???: instruction3(ir);

8*b00001??: instruction4(ir);
```

Casex statement

 The following is an example of the casex statement. In this case, if r = 8'b01100110, then the task stat2 is called.

```
reg [7:0] r, mask;

mask = 8'bx0x0x0x0;

casex (r^n mask)
   8'b001100xx: stat1;
   8'b1100xx00: stat2;
   8'b00xx0011: stat3;
   8'bxx010100: stat4;
```

Case statement

 The following example shows another way to use a case statement to detect x and z values:

case (sig)

```
1'bz: $display("signal is floating");
```

1'bx: \$display("signal is unknown");

default: \$display("signal is %b", sig);

endcase

Case statement with do-not-cares

- Two other types of case statements are provided to allow handling of do-not-care conditions in the case comparisons.
- One of these treats high-impedance values (z) as do-not-cares (casez),
- the other treats both high-impedance and unknown (x) values as do-not-cares (casex).

Looping example

```
shift opb = shift opb >> 1;
                                                                                                                                                                                                                                                                                                            shift_opa = shift_opa << 1;
                                                                                                                          reg [long size:1] shift_opa, shift_opb;
                                                                                                                                                                                                                                                                                    result = result + shift_opa;
                                                                                                                                                                                                                                                        if (shift_opb[1])
                                                                                                                                                                                                                                 repeat (size) begin
                                                                                                                                                                                shift_opb = opb;
                                                                                                                                                        shift opa = opa;
parameter size = 8, longsize = 16;
                                                                                                                                                                                                                                                                                                                                                                 end
                                                reg [longsize:1] result;
                                                                           always @(opa or opb)
                                                                                                        begin:mult
                        reg [size:1] opa, opb;
                                                                                                                                                                                                                                                                                                                                                                                           end
```

While Looping

```
tempred
                                                                                                               count
                                                                       while (tempreg) begin
                                                                                          if (tempreg[0])
                       tembred;
                                                                                                                               tempred
                                                         tempreg - rega;
                                                                                                               count
begin: countls
                     reg [7:0]
                                         count
```

end

Evaluation order use

usage by modeling a 3-bit priority encoder The following example demonstrates the

reg [2:0] encode;

```
default : $display("Error: One of the bits expected
                                                            encode[1]: $display("Select Line 1");
encode[2]: $display("Select Line 2");
                                                                                                                  encode[0]: $display("Select Line 0");
```

Looping statements

- forever Continuously executes a statement.
- evaluates to unknown or high impedance, it shall be treated as zero, and repeat Executes a statement a fixed number of times. If the expression no statement shall be executed.
- expression starts out false, the statement shall not be executed at all. while Executes a statement until an expression becomes false. If the
- for Controls execution of its associated statement(s) by a three-step process, as follows:
- Executes an assignment normally used to initialize a variable that controls the number of loops executed.
- Evaluates an expression. If the result is zero, the for loop shall exit. If it is not zero, the for loop shall execute its associated statement(s) and then perform step c). If the expression evaluates to an unknown or high-impedance value, it shall be treated as zero.
 - Executes an assignment normally used to modify the value of the loopcontrol variable, then repeats step b). T

For statement

For statement: The for statement accomplishes the same results as the following pseudo-code that is based on the while loop:

initial_assignment; while (condition) begin

statement

step_assignment;

end

The for loop implements this logic while using only two lines, as shown in the pseudo-code below:

for (initial_assignment; condition; step_assignment)

statement