

The following performance optimization opportunities were discovered for this result. Follow the rule links to see more context on the Details page.

Note: Speedup estimates provide upper bounds for the optimization potential of a kernel assuming its overall algorithmic structure is kept unchanged.

L1TEX Global Store Access Patter

Est. Speedup: 46.51%

The memory access pattern for global stores to L1TEX might not be optimal. On average, only 15.9 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the <u>Source Counters</u> section for uncoalesced global stores.

 \odot

L1TEX Global Load Access Patter Est. Speedup: 36.76% The memory access pattern for global loads from L1TEX might not be optimal. On average, only 19.3 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the <u>PSource Counters</u> section for uncoalesced global loads.

 \odot

Uncoalesced Global Accesse Est. Speedup: 35.07%

This kernel has uncoalesced global accesses resulting in a total of 386160 excessive sectors (36% of the total 1080000 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide has additional information on reducing uncoalesced device memory accesses.

