

This table shows all results in the report. Use the column headers to sort the results in this report. Double-click a result to see detailed metrics. Double-click on demangled names to rename it.

ID	Estimated Speedup [%]	Function Name	Demangled Name	Duration [ms] (6.45 ms)	Runtime Improvement [ms] (4.27 ms)	Compute Throughput [%]	Memory Throughput [%]	# Reg
5	48.34	thresholding_kernel	thresholding_kernel..	0.09	0.04	32.00	51.66	
6	64.29	hough_kernel	hough_kernel..char..	0.89	0.57	83.52	17.84	
7	60.69	getlines_kernel	getlines_kernel..un...	0.02	0.01	17.68	60.94	

The following performance optimization opportunities were discovered for this result. Follow the rule links to see more context on the Details page.
Note: Speedup estimates provide upper bounds for the optimization potential of a kernel assuming its overall algorithmic structure is kept unchanged.

- Uncoalesced Global Accesses

Est. Speedup: 60.69%

This kernel has uncoalesced global accesses resulting in a total of 183240 excessive sectors (75% of the total 244614 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The [CUDA Programming Guide](#) has additional information on reducing uncoalesced device memory accesses.
- DRAM Global Store Access Pattern

Est. Speedup: 53.32%

The memory access pattern for global stores to DRAM might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 0.0% of sectors missed in L2. This could possibly be caused by a stride between threads. Check the [Source Counters](#) section for uncoalesced global stores.
- L1TEX Global Load Access Pattern

Est. Speedup: 41.25%

The memory access pattern for global loads from L1TEX might not be optimal. On average, only 8.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the [Source Counters](#) section for uncoalesced global loads.