
## Hardware/Software Codesign Lab 4


Student Name: Lauro Cabral

Student ID: 012733966

- 1. Follow the Lab 4 manual finish Lab 4.
- 2. Copy and paste the following information to the end of this document and submit this document:
  - 1) system.mss: highlight information for the custom IP added and BRAM and BRAM controller.



2) Memory dump information for two cases: Case 1: all four sections of executable are in DDR3; Case 2. code and data in DDR3, stack and heap in BRAM.



- 3. Answer the following question:
  - 1) Specify the location(s) for the DDR3 Controller and DDR3 memory: inside Xilinx Zynq-7000 (XC7Z010-1CLG400C) or outside? If inside, specify if it is a hard core or soft cores and where does it locate in XC7Z010-1CLG400C: in PS or PL.

The DDR memory is connected to the same AXI bus infrastructure that is used by the ARMs CPUs (PS or Processor Subsystem) - but it is on the "far side" from the AXI interfaces onto the FPGA fabric. So, to use the DDR in a pure FPGA design you still have configured the PS, which configures whole AXI bus infrastructure, then tell the CPUs to do nothing. DDR3 is outside of Zynq.

2) Specify the location(s) for the AXI-BRAM Controller and BRAM in this lab: inside Xilinx Zynq-7000 (XC7Z010-1CLG400C) or outside? If inside, specify if it is a hard core or soft cores and where does it locate in XC7Z010-1CLG400C: in PS or PL.

In Zynq, BRAM is available in the FPGA PL as a softcore. We need to create a BRAM controller soft core to control the access of the BRAM soft core.

3) Specify the locations assigned to the code, data, stack and heap section of your software executable for the two linker script settings tested in the lab.

First in DDR3 memory, second in BRAM

4) List all the external peripherals in the embedded system you build in this lab.

LEDs, Push Button, Dip Switch, DDR3 Memory, UART