30010 Programmeringsprojekt: Reflex Ball



Mads Friis Bornebusch (s123627)



Tobias Tuxen (s120213)



Kristian Sloth Lauszus (s123808)

Reflex Ball Group Number: 15 DTU Space June 21, 2013

Resumé

I dette programmeringsprojekt har vi skrevet og designet al koden til spillet Reflex Ball. Koden er skrevet i C i compileren Z8Encore! og implementeret på en Zilog 6403 mircocontroller.

Vi har konkluderet at den skrevne kode implementerer det ønskede kredsløb på Mircrocontrolleren, da alle spillets facetter er blevet gennemtestet og giver det ønskede output. Som slutresultat har vi et fuldt funktionelt ReflexBall-spil med mange udvidelser der bl.a. inkluderer brikker (Arkanoid-stil), power-ups, forskellige levels og styring med ret. Der er indtil videre ikke fundet nogle bugs i slutversionen af spillet.

Abstract

In this programming project we have written and designed all the code to the game Reflex Ball. The code has been written in C in the compiler Z8Encore! and has been implemented on a Zilog 6403 Mircrocontroller.

We have concluded that the written code implements the desired circuit on the Microcontroller as as all the different facilities of the game has been thoroughly tested and is in compliance with the expected result. In the end we have a fully functional Reflex Ball Game with many expansions, which amongst others, include bricks (Arkanoid style), power-ups, different levels and steering-wheel game controller. So far no bugs has been found in the final version of the game.




Figure 1: Screenshot from our implementation of ReflexBall

Fordord

Denne rapport er skrevet som en del af eksaminationen i DTU kursus 30010 Programmeringsprojekt. Alle tre, på forsiden nævnte, gruppemedlemmer har bidraget til rapporten på lige vis. Vi har lavet alle forberedelsesøvelser, skrevet koden og afsnittene i rapporten i fællesskab. Denne rapport beskriver vores arbejde og resultater.

Contents

Contents

Re	esumé	ii
A۱	bstract	ii
Fo	Fordord	
1	Introduktion	1
2	Basalt design	1
3	Introduktion	2
4	Implementation og tests 4.1 Hej Mads 4.2 Hallo	3 3
5	Resultater	9
6	Diskussion	10
7	Konklusion	11
Α	Appendiks 1	12

1 Introduktion

This report documents the design and implementation of the control part of a vending-machine for soft-drinks.

The project was divided into three laboratory exercises, in which parts of the system was designed. After the finalization of all three laboratory exercises a complete vending machine control circuit was designed and implemented on a Basys2 FPGA board. The optional parts of the lab exercises is included in the elaboration of each of the exercises, which also redefines some of the mandatory functions, and update/change them as the requirements of each part changes a we move towards the finished control part.

2 Basalt design

The vending machine should be able to sell only one item at a time, not returning any money. Surplus will be left for next purchase. The price of an item is selected automatically when the user selects a product. The machine only accepts 1, 2 and 5 kr. The price of the selected item is displayed as a two-decimal-value on two seven-segment-displays as will the current sum-available-for-purchase.




Figure 2: Sketch of the vending machine

As seen on figure 2 there is a number of user inputs. coin1, coin2, coin5 and buy is emulated by push-buttons on the FPGA board. The fifth 'input' select_product, is emulated by switches, which choose between the different types of products, and the prices matching to every type.

When a product is chosen by a switch, the name of the product is shown for approximately 1.3 seconds. After this, the price is shown on the two digits to the left. The rightmost two digits represents the sum of the coins 'inserted' by the push-buttons coin1, coin2 and coin5. When the buy button is asserted, the price is subtracted from the sum if sum is greater than or equal to the price of the product. In the case where the sum is lower than the price, an alarm signal wlll be asserted, causing all four digits to blink for a fixed amount of time (approximately 1.3 seconds) on a 3Hz clock. If the 'Reset' switch is asserted, the sum is set to zero while the price of the products persists.

In designing the Vending Machine, we have created a number og VHDL entities, each controlling a part of the complete machine. Below is a block-diagram of our VHDL implementation of the machine.




Figure 3: The structure of our VHDL design, including the structure, entities and components

3 Introduktion

This report documents the design and implementation of the control part of a vending-machine for soft-drinks.

The project was divided into three laboratory exercises, in which parts of the system was designed. After the finalization of all three laboratory exercises a complete vending machine control circuit was designed and implemented on a Basys2 FPGA board. The optional parts of the lab exercises is included in the elaboration of each of the exercises, which also redefines some of the mandatory functions, and update/change them as the requirements of each part changes a we move towards the finished control part.

4 Implementation og tests

4.1 Hej Mads

4.2 Hallo

Clock Manager

In this entity the different clock signals are generated as dividers of the master on-board 50 MHz clock.

We generate two sub-clocks. One clk that runs at $50000000/(2^16) = 762.94$ Hz. And a slow clock clk_3 for the alarm-blink signal, which runs at $50000000/(2^24) = 2.98$ Hz.

Input Synchronization and avoiding metastability

All the inputs from the outside world must be synchronized to the clock. This is done to avoid meta-stability, which is a very undesirable condition in digital systems. Meta-stability can occur if an input value is changed too close to the clock edge violating either the setup- or holdtime of the gate. If the setup/hold times are violated, there is no way to tell if the input will go low or high, which of course is a problem in itself. The biggest problem however is not the uncertainty of whether the signal goes low or high, but the fact that there's no way of knowing exactly how long the value will be afloat between low and high. It is only possible to give probabilities of how long a metastable state will last. An example of metastability in practice can be seen on figure 4, where several experiments shows the uncertainty of the whether the signal is going high or low an more importantly the uncertainty of how long the metastable state lasts.




Figure 4: A practical example of metastability

Synchronization is generally done by passing the input value into one or more flip-flop's which is synchronized to the clock. Some signals in our design (coin1, coin2, coin5 and buy) not only need to be synchronized with the clock, but also need their pass-on signal to be activated for exactly one clock cycle only. This is due to the fact that even though you press a button for only as short a while as you are able to, the clock still ticks at about 760Hz which, in almost every situation, will lead to an active input for several clock cycles. This 1-clockcycle-active is done by running the signal through 2 consecutive flip-flops and only letting the pass-on signal go high as long as the output of the first flip-flop is high and the output from the second flip-flop is low. In order to get the pass-on signal activated again, the input signal needs to be turned off first.

Implementing the display-driver

To begin with as a part of the lab-exercises in this course we implemented the display-driver as a 'Hexadecimal to seven-segment display' state machine, having one state per possible hexadecimal. This was implemented as a Process in VHDL. When the 4-bit binary input d changes value (see Appendix A - display_driver), the LED's of the display reflects the change.



Figure 5: The representation of the 4-bit binary value "0001"

In order to display hex-numbers on a seven-segment display, we have build a combinational circuit in VHDL to convert a 4-bit binary number into the patterns which represent the number on a single seven-segment display.

There is no clever logic between the input and output in this case, since the LED's needed to display the different characters have no logical relation to the value that needs to be on the display. Therefore the implementation is a direct implementation of the state-table.

We implemented our state-table in a Process(d). The input signal d is represented as an UNSIGNED 4-bit-vector. This process has a nested case statement, which represents the truth table.

The signal led is an UNSIGNED 8-bit-vector, 7-bits for the lines and one for the dot.

In this frame the first two lines of the Process(d) is show.

```
Case d IS
WHEN "00000" => led <= NOT "111111100"; - 0
WHEN "00001" => led <= NOT "01100000"; - 1
```

Expanding design to binary-coded-decimal instead of hexadecimal

This hex-design was quickly abandoned, as it is not practical to read a price-tag in hexadecimal. Therefore we expanded our design to display binary-coded-decimal (BCD) values on the display instead.

The seven-segment logic was left untouched as the displays still must be able to display the numbers from 0-9, the hex-decimal-states was left untouched but is not used in our design. Later the state table was expanded further to enable us to display the characters needed for the displaying of product-names. See appendix A, figure 11.

The input word (d) was changed from a 4-bit UNSIGNED to a 5-bit UNSIGNED. d had to be expanded to make room for the ekstra characters needed for the product names.

Further more the input values to display price This allows the two 2-decimal displays (price & sum) to display values between 0-63.

Time multiplexing the four seven-segment-displays

To enable the displays to represent four different values to the user time multiplexing was implemented. Time multiplexing means cycling through the displays, turning them on one by one and displaying the corresponding value on the target display.

This is implemented by a 2-bit counter, incremented by the rising_edge of the clock. The 2-bit overflow makes sure that the counter-value m stays between 0-3. The counter is incremented like so: m_next <= m + 1. This counter is used a the selector to a multiplexer, selecting the right value for the corresponding display. The counter-value m also controls which display-anode (an) is turned on. Thus, each display is only turned on when it's value is represented on the 8-bit led-vector.

Implementing the Processing Unit

The Processing Unit is the central arithmetic core unit of the vending machine. This component calculates the total amount of coins inserted, and determines whether or not enough coins are inserted to purchase a product and if this is the case, subtracts the product of price from the total amount inserted. The Processing Unit is also the component taking care of asserting an alarm signal if a buy is attempted with too low total coin amount inserted as well as setting a the price and displaying the product name when a product is chosen. Below it is explained how the Processing Unit operates when one of the four different types of inputs are asserted:

- If Reset is asserted the sum will be set to zero.
- If one of the three price_product signal are asserted the product signal will be set to 1 for limited time period. This will cause the price_out signal to be set to the value of the product as well as displaying the name of the product on the LEDs for as long as product is 1.
- If one of the three coin input signal are asserted the Processing Unit will cause the sum signal to be incremented by the value of the coin inserted.

• If the buy input is asserted, the machine will calculate whether buy is greater than or equal to price. If this is the case a release_can signal is set to 1 and the price is subtracted from the sum. Notice that the sum signal won't be set to zero after a successful buy, because the machine is designed in such a way that it doesn't give back money (a good business design!). On the other hand if the buy input is asserted when sum is less than price, the alarm signal will be set to 1 for a limited amount of time, causing the display to blink on a 3 Hz clock for a approximately a couple of seconds. Notice here that the alarm counter alarm_count runs on the normal 763 Hz clock and therefore the alarm signal is not synchronized to the 3 Hz clock, meaning that the alarm signal can start and stop in the middle of a 3 Hz clock period.

In the process(coin1, coin2, coin5, buy, clock), we have chosen nested if else statements so that Reset have highest precedence, then the coins, then alarm and finally buy. It's obvious that we want Reset to overrule all other inputs, but the coin inputs have higher precedence than alarm as you would always want a machine to register when coins are inserted even though the alarm is on (unless you a mean business man!). buy however has lower precedence than alarm, as we want the machine to stop alarming (aka blinking) before another buy can be attempted.

To test whether the written VHDL code for this component works as intended, we simulate it in the ModelSim environment. This is done by writing a .do file for ModelSim, which sets the input signals to relevant combinations, and simulating clock signals. By doing this it is tested if the output signals are as intended. The .do file can be seen in figure 6.

```
C:/VendingSimu/test2.do
                  1 1000 -repeat 2000
force clock 0 0,
force clk 3 0 0, 1 500 -repeat 1000
force coin1 0 0, 1 5000, 0 40000
force coin2 0 0, 1 100000,0 130000
force coin5 0 0, 1 60000, 0 85000 force buy 0 0, 1 50000, 0 52000
force buy 1 86000, 0 88000
force buy 1 150000,0 152000
force buy 1 160000,0 162000
force buy 1 170000,0 172000
force price_cola 1 0,0 67000
force price_hash 0 0,1 69000,0 133000
force price_aqua 0 0,1 136000,0 204795
force Reset 1 0,0 2000
run 204800
                                                                            May 19, 2013
Page 1
```

Figure 6: Do-file for the Processing Unit ModelSim simulation

The timing diagram in figure 7. is imported from ModelSim and shows the simulated components response to different inputs. As expected the price_out changes to the wanted value when a product signal is switched on. It is also seen that cola_out, hash_out and aqua_out respectively is set to 1 when the when the price switch for each of the products is asserted. This is the signal which are passed on to the display driver, which writes the product name on the display. Since the name is set to be there for approximately 2 seconds, this simulation does not show that these -_out signal are de-asserted after this period of time, since the simulation only cover 0.002 s, even though the simulation clock ticks faster. It is also seen that the calculating mechanism works correctly since the price is subtracted from the sum and yields the correct

value, when buy is asserted. It is seen as well that the alarm_out signal is asserted (in the last case where price is higher than sum) exactly as it should. It should be remembered that these signals have not been through the input synchronizer which ensure that coin, buy and price signals only are set to one for a single clock period when activated on the Basys board.




Figure 7: Timing Diagram for the ModelSim simulation

The structure of the Vending Machine

The overall structure of the vending machine can be seen in vending_machine.vhd-file. Here the signals of the different components are tied together to the overall basys-board input and output signals. The components included in vending_machine.vhd includes the clock_manager.vhd, display driver.vhd, input synchronizer.vhd and processing unit.vhd

Generally the overall structure is that the input signals from the Basys board are connected to the input_synchronizer to make the signal go high for only one clock cycle when one of the switches or buttons are asserted. Next the signals are sent to the processing unit to compute sum, price, alarm and so on and then finally to display_driver where the signals are connected back to the Basys board.

On figure 8 the overall functionality of the Vending Machine is displayed as an ASM-Chart. The machine has 'wait' state where price and sum is displayed. The machine will remain in this state until either a coin is inserted, a product is selected or a buy is attempted. If a product is selected, the product name will be displayed and a the price of that specific product will be set. If a coin is inserted sum will be incremented by the coins value. If buy is asserted and sum is less than price, the alarm signal will be set to 1 causing the both price and sum




Figure 8: ASM-Chart showing the overall functionality of the vending machine

on the display to blink for a while. If sum is greater than or equal to price, the release_can signal is set to 1 and sum is subtracted the value of that specific product.

5 Resultater

In the end we have designed, tested and implemented following components:

- A clock_manager with an addition of 3 Hz clock clk_3
- An input_synchronizer, to synchronize signals from the outside world to the clock, to avoid meta-stability and ensure that some of the signals only goes high for one clock cycle only. This includes buy_out, coin1_out, coin2_out and coin5_out, cola_out, hash_out and aqua_out.
- A display_driver to convert and display price, reset, alarm, sum, cola, hash and aquasignals on the LED-displays
- A processing_unit to calculate the total amount of coins inserted, comparing price with sum when buy is asserted, and either asserting alarm if sum < price, or subtracting price from sum if sum ≥ price. The processing unit also passes on the signals which assert product text on the led display, when a product type is chosen.
- An overall structural component which connects all of the above mentioned components with the in- and outputs on the Basys board.

6 Diskussion

In this section we briefly discuss some of the design choises we have made as well as some expansions we have included in design and finally ideas for further improvements.

Below some of the minor modifications we have made in comparison with the design given in the assignment is shown.

- the release_can signal has been removed from the code as it doesn't have any real function and therefore, in our opinion, only serves to make the code more confusing. In a practical situation it would be a very quick operation to re-add the release can signal.
- Added coin1 signal which as the name implies is a coin value of 1. we felt this was a logic expansion as most people have 1kr. coins in their purse. As coin1 is placed on one of the buttons on the Basys Board, Reset is instead put on a switch.

In our design of the vending machine we have included the following bigger modifications (expansions).

- Decimal display instead of Hexadecimal display. This is done for both the price and sum outputs displayed on the LEDs. The conversion from a bit-vector to decimal is done with a BCD in the display_driver.
- Blink on the display when the alarm signal is asserted. This will cause all both sum and price to blink on a 3Hz clock. The 3Hz clock is made by clock dividing the 763Hz clock display in the clock manager.
- Product names on LED display. When a product is chosen it's name is being displayed for approximately 2 seconds on the LEDs. All others operations can still be done while the product is displayed.
- Different products to choose from. This includes the 3 products being cola, aqua and hash. These products have different prices which are set when a product is chosen. Choosing a new product will not reset the sum (the total coin amount inserted).

Having designed the circuit with the expansions that we wanted, there is especially one idea that we had to leave unimplemented.

When designing the machine we felt one aspect missing was making the machine able to repay the left-over coin amount when a product is purchased with a cash_out signal. A good way to implement this would be to integer divide the left-over amount with 5 then divide the left-over from this division with 2 and finally divide with 1. In this way it is known how many 5-coins, how many 2-coins and how many 1-coins should be payed back to the user. We find that paying the customers back with these coin amounts makes sense as the machine is running on them and therefore seldomly runs out of them. We have chosen not to implement this an expansion however, as we have no place to send these coin values to. We could of course try to display the cash_out as sentences on the display, telling the customer how many coins of which amounts was returned, but then again it is hard to write on the seven-segment displays as many letters (like M) cannot be displayed on them properly.

7 Konklusion

Efter spillet et blevet designet, skrevet og uploadet til Zilog 6403 microcontrolleren, er alle spillets facetter blevet gennemtestet og fundet i overensstemmelse med det forventede resultat. Vi kan derfor konkludere at den skrevne kode implementerer spillet Reflex Ball på microcontrolleren og i hyperterminalen korrekt i forhold til specifikationskravene. Derudover kan vi også konkludere at alle udvidelse virker som forventet.

A Appendiks 1

This appendix contains the complete VHDL-code used, and written/modified by us

/Users/hbm/Dropbox/DTU-Amigos/0...ngMachine/src/clock_manager.vhd Page 1 of 2 Saved: 5/5/13 7:51:45 PM Printed For: Hjalte Bested Møller

```
-- This component divides the 50 MHz clock signal down to a clk signal
3 -- of 762Hz and a clk_3 signal of 3Hz.
5
6 library ieee;
7
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
10 entity clock_manager is
11
      port(clk_50 : in std_logic;
12
           clk_man : in std_logic;
13
           sel_man : in std_logic;
           clk : out std_logic;
clk_3 : out std_logic);
14
15
16
  end clock_manager;
17
18 architecture structure of clock_manager is
      signal count, count_next : unsigned(15 downto 0) := (others => '0');
19
      signal count3, count3_next : unsigned(23 downto 0) := (others => '0');
20
      attribute clock_signal : string;
21
      attribute clock_signal of clk : signal is "yes";
22
23
24
  begin
      count_next <= count + 1;</pre>
25
      count3 next <= count3 + 1;</pre>
26
27
28
-- the 50MHz clock. When MSB of count = '1' clk will go high, when MSB of
30
  -- count = '0' clk will go low. Same with count3 and clk_3. If sel_man is
31
  -- set to 1, clk will be set to the input signal clk_man.
33
34
35
      process(sel_man, clk_man, count, count3)
36
      begin
          if sel_man = '1' then
37
              clk <= clk_man;</pre>
38
39
          else
40
              clk <= count(15);
41
          end if;
42
          clk_3 \ll count3(23);
43
      end process;
44
46 -- on the rising edge of the 50MHz clock
  -- count and count3 will be increased by 1
47
48
```

Figure 9: The clock manager, include our own 3 Hz clock for use in the alarm signal

/Users/hbm/Dropbox/DTU-Amigos/0...ngMachine/src/clock_manager.vhd Page 2 of 2 Saved: 5/5/13 7:51:45 PM Printed For: Hjalte Bested Møller

```
49
       process(clk_50, count, count3)
50
51
       begin
            if rising\_edge(clk\_50) then
52
53
                count <= count_next;</pre>
                count3 <= count3_next;</pre>
54
            end if;
55
       end process;
56
57
58 end structure;
```

Figure 10: Page 2

/Users/hbm/Dropbox/DTU-Amigos/0...gMachine/src/display_driver.vhd Page 1 of 5 Saved: 5/2/13 11:26:16 AM Printed For: Hjalte Bested Møller

```
2 -- This component converts the sum and price signals with BCD into
3 -- four seven segment displays. The code for displaying hexadecimal
4 -- numbers as well as additional letters are also contained.
5 -- This component also receives an alarm signal which causes the
  -- display to blink. The cola, aqua and hash signals, if positive,
7
  -- causes the display to show these words.
8
9
10 library ieee;
use ieee.std_logic_1164.all;
12 use ieee.numeric_std.all;
13
14 entity display_driver is
      port(sum : in unsigned(5 downto 0);
15
            price : in unsigned(5 downto 0);
16
            reset : in std_logic;
17
18
            clock : in std_logic;
            clk_3 : in std_logic;
19
20
            alarm : in std_logic;
            cola : in std_logic;
21
            aqua : in std_logic;
22
23
            hash : in std_logic;
                  : out std_logic_vector(3 downto 0);
24
            an
            led : out std_logic_vector(1 to 8));
25
26 end display_driver;
27
28 architecture Behavior of display_driver is
       signal m, m_next : unsigned(1 downto 0);
29
30
                             : unsigned(4 downto 0);
       signal d
                          : unsigned(4 downto 0);
       signal sumL, sumH
31
       signal priceL, priceH : unsigned(4 downto 0);
32
33
       signal anTemp
                             : std logic vector(3 downto 0);
34
35 begin
      m_next <= m + 1;</pre>
36
37
38
39
      -- BCD converter for price input signal
40
41
       process(price)
      begin
42
           if price >= 60 then
43
               priceH <= "00110";</pre>
44
45
               priceL <= price - 60;</pre>
46
           elsif price >= 50 then
               priceH <= "00101";</pre>
47
48
               priceL <= price - 50;</pre>
```

Figure 11: Display driver for displaying symbols/numbers on each of the four seven segment displays

/Users/hbm/Dropbox/DTU-Amigos/0...gMachine/src/display_driver.vhd Page 2 of 5 Saved: 5/2/13 11:26:16 AM Printed For: Hjalte Bested Møller

```
elsif price >= 40 then
49
                 priceH <= "00100";</pre>
50
51
                 priceL <= price - 40;</pre>
            elsif price >= 30 then
52
                priceH <= "00011";</pre>
53
54
                 priceL <= price - 30;</pre>
55
            elsif price >= 20 then
                 priceH <= "00010";</pre>
56
                 priceL <= price - 20;</pre>
57
58
            elsif price >= 10 then
                 priceH <= "00001";</pre>
59
60
                 priceL <= price - 10;</pre>
61
            else
                 priceH <= "00000";</pre>
62
63
                 priceL <= price(4 downto 0);</pre>
            end if;
64
       end process;
65
66
67
       -- BCD converter for sum input signal
68
69
70
       process(sum)
71
       begin
            if sum >= 60 then
72
                 sumH <= "00110";
73
                 sumL \le sum - 60;
74
            elsif sum >= 50 then
75
                 sumH <= "00101";
76
77
                 sumL <= sum - 50;
78
            elsif sum >= 40 then
                 sumH <= "00100";
79
80
                 sumL <= sum - 40;
            elsif sum >= 30 then
81
                 sumH <= "00011";
82
                 sumL <= sum - 30;
83
            elsif sum >= 20 then
                 sumH <= "00010";
85
                 sumL <= sum - 20;
86
87
            elsif sum >= 10 then
                 sumH <= "00001";
88
89
                 sumL <= sum - 10;
90
            else
                 sumH <= "00000";
91
                 sumL <= sum(4 downto 0);</pre>
92
93
            end if;
94
       end process;
95
96
```

Figure 12: Page 2

/Users/hbm/Dropbox/DTU-Amigos/0...gMachine/src/display_driver.vhd Page 3 of 5 Saved: 5/2/13 11:26:16 AM Printed For: Hjalte Bested Møller

```
-- m is the multiplexer select signal which selects which of the sever
       -- segment displays are turned on at any given time. There is a seguer
98
99
       -- hierarchy in which cola overrules aqua, which overrules hash. If or
       -- these signals = '1', the word is shown on the display, if none of t
100
       -- signals = '1', price is shown on the two first seven seg displays w
101
102
       -- sum is shown on the last two.
103
       process(m)
104
       begin
105
106
           if cola = '1' then
107
                case m is
                    when "00" =>
108
                        anTemp <= NOT "0001";
109
                        d
                             <= "01010";
110
                    when "01" =>
111
                        anTemp <= NOT "0010";
112
                             <= "10010";
                        d
113
                    when "10" =>
114
                        anTemp <= NOT "0100";
115
                        d <= "00000";
116
                    when "11" =>
117
                        anTemp <= NOT "1000";
118
                           <= "01100";
119
120
                    when others =>
                        anTemp <= NOT "0000";
121
                               <= "000000";
122
               end case;
123
124
           elsif aqua = '1' then
125
               case m is
                    when "00" =>
126
                        anTemp <= NOT "0001";
127
                              <= "01010";
128
                        d
                    when "01" =>
129
                        anTemp <= NOT "0010";
130
                        d <= "10011";
131
                    when "10" =>
132
                        anTemp <= NOT "0100";
133
                        d <= "01001";
134
135
                    when "11" =>
136
                        anTemp <= NOT "1000";
137
                        d
                              <= "01010";
138
                    when others =>
                        anTemp <= NOT "0000";
139
                               <= "000000";
140
141
               end case;
           elsif hash = '1' then
142
143
               case m is
                    when "00" =>
144
```

Figure 13: Page 3

/Users/hbm/Dropbox/DTU-Amigos/0...gMachine/src/display_driver.vhd Page 4 of 5 Saved: 5/2/13 11:26:16 AM Printed For: Hjalte Bested Møller

```
anTemp <= NOT "0001";
145
                              <= "10000";
146
                    when "01" =>
147
                         anTemp <= NOT "0010";
148
                         d <= "10001";
149
                    when "10" =>
150
                         anTemp <= NOT "0100";
151
                         d <= "01010";
152
                    when "11" =>
153
                         anTemp <= NOT "1000";
154
155
                                <= "10000";
156
                    when others =>
                         anTemp <= NOT "0000";
157
                               <= "000000";
158
159
                end case;
160
            else
                case m is
161
                    when "00" =>
162
                         anTemp <= NOT "0001";
163
164
                         d
                              <= sumL;
                    when "01" =>
165
                         anTemp <= NOT "0010";
166
167
                         d
                               <= sumH;
                    when "10" =>
168
                         anTemp <= NOT "0100";
169
                         d <= priceL;</pre>
170
                    when "11" =>
171
172
                         anTemp <= NOT "1000";
173
                         d
                              <= priceH;
174
                    when others =>
                         anTemp <= NOT "0000";
175
                                <= "000000";
176
177
                end case;
            end if;
178
       end process;
179
180
181
        -- if the alarm signal is asserted, the whole display will blink on th
182
183
        -- 3Hz clock. This process runs parallel with the above process, meani
184
        -- that e.g. the alarm signal can be asserted while 'cola' is display€
185
186
        process(alarm, clk_3)
        begin
187
            an <= anTemp;</pre>
188
            if (alarm = '1' AND clk_3 = '0') then
189
                an <= NOT "0000";
190
            end if;
191
       end process;
192
```

Figure 14: Page 4

/Users/hbm/Dropbox/DTU-Amigos/0...gMachine/src/display_driver.vhd Page 5 of 5 Saved: 5/2/13 11:26:16 AM Printed For: Hjalte Bested Møller

```
193
194
195
       -- this process assigns each hexadecimal number (0-F) as well
       -- as some additional letters to different values of d.
196
197
198
       process(d)
199
       begin
            case d is
200
                when "00000" => led <= NOT "11111100"; -- 0
201
202
                when "00001" => led <= NOT "01100000"; -- 1
                when "00010" => led <= NOT "11011010"; -- 2
203
                when "00011" => led <= NOT "11110010"; -- 3
204
                when "00100" => led <= NOT "01100110"; -- 4
205
                when "00101" => led <= NOT "10110110"; -- 5
206
                when "00110" => led <= NOT "10111110"; -- 6
207
                when "00111" => led <= NOT "11100000"; -- 7
208
                when "01000" => led <= NOT "11111110"; -- 8
209
                when "01001" => led <= NOT "11100110"; -- 9
210
                when "01010" => led <= NOT "11101110"; -- A
211
                when "01011" => led <= NOT "00111110"; -- b
212
                when "01100" => led <= NOT "10011100"; -- C
213
                when "01101" => led <= NOT "01111010"; -- d
214
                when "01110" => led <= NOT "10011110"; -- E
215
                when "01111" => led <= NOT "10001110"; -- F
216
                when "10000" => led <= NOT "01101110"; -- H
217
                when "10001" => led <= NOT "10110110"; -- S
218
                when "10010" => led <= NOT "00011100"; -- L
219
                when "10011" => led <= NOT "01111100"; -- U
220
221
                when others => led <= (others => '0');
222
            end case:
223
       end process;
224
225
       -- the two bit vector m is increased by one on
226
       -- each positive clock edge of the 762Hz clock
227
228
229
       process(clock)
       begin
230
            if rising_edge(clock) then
231
232
                m <= m_next;</pre>
233
            end if;
234
       end process;
235 end Behavior;
236
```

Figure 15: Page 5

/Users/hbm/Dropbox/DTU-Amigos/0...hine/src/input_synchronizer.vhd Page 1 of 4 Saved: 5/2/13 11:53:51 AM Printed For: Hjalte Bested Møller

```
-\!- This component synchronizes input signals produced from outside the
2
3 \mid -- board with the clock signal on the board. This is done to avoid
  -- metastability. Also this component makes sure that these signals will
  -- only be asserted for one clock cycle each, even if the input signals
5
  -- are asserted from outside the board for several clock cycles.
6
7
8
9 library ieee;
use ieee.std_logic_1164.all;
11
12 entity input_synchronizer is
13
      port(clock
                      : in std_logic;
                      : in std_logic;
            buy_btn
14
            buy_out
15
                     : out std_logic;
16
            coin1_btn : in std_logic;
            coin1_out : out std_logic;
17
            coin2_btn : in std_logic;
18
            coin2_out : out std_logic;
19
20
            coin5_btn : in std_logic;
21
            coin5_out : out std_logic;
            cola_sw : in std_logic;
22
            cola_out : out std_logic;
23
24
            hash sw
                      : in std_logic;
25
            hash_out : out std_logic;
26
                      : in std_logic;
            aqua_sw
            aqua_out : out std_logic;
27
                      : in std_logic);
            Reset
28
29 end input_synchronizer;
31 architecture Structure of input_synchronizer is
      signal buy_btn_synk, buy_btn_synk_new
                                                  : std_logic;
32
       signal coin1_btn_synk, coin1_btn_synk_new : std_logic;
33
34
       signal coin2_btn_synk, coin2_btn_synk_new : std_logic;
      signal coin5_btn_synk, coin5_btn_synk_new : std_logic;
35
      signal cola_sw_synk, cola_sw_synk_new signal hash_sw_synk, hash_sw_synk_new
                                                 : std_logic;
: std_logic;
36
37
38
      signal aqua_sw_synk, aqua_sw_synk_new
                                                 : std_logic;
39
40 begin
41
42
43
      -- the seven processes below asserts the signal_out only when
      -- the synkd version of the input signal is '1' and the synk_new
44
      -- version of the input signal is '0'. This makes signal_out
45
      -- last for exactly one clock cycle.
46
47
48
```

Figure 16: VHDL code for the input synchronizer which synchronizes the input signals to the clock

/Users/hbm/Dropbox/DTU-Amigos/0...hine/src/input_synchronizer.vhd Page 2 of 4 Saved: 5/2/13 11:53:51 AM Printed For: Hjalte Bested Møller

```
-- buy button
49
       process(buy_btn_synk)
50
51
       begin
           buy_out <= '0';
52
           if buy_btn_synk = '1' AND buy_btn_synk_new = '0' then
53
               buy_out <= '1';
54
           end if
55
56
       end process;
57
       -- coin1 button
58
       process(coin1_btn_synk)
59
60
       begin
61
           coin1_out <= '0';</pre>
           if coin1_btn_synk = '1' AND coin1_btn_synk_new = '0' then
62
                coin1_out <= '1';
63
           end if;
64
65
       end process;
66
       -- coin2 button
67
68
       process(coin2_btn_synk)
69
       begin
           coin2_out <= '0';</pre>
70
           if (coin2_btn_synk = '1' AND coin2_btn_synk_new = '0') then
    coin2_out <= '1';</pre>
71
72
           end if;
73
74
       end process;
75
       -- coin5 button
76
       process(coin5_btn_synk)
77
78
79
           coin5_out <= '0';
           if coin5_btn_synk = '1' AND coin5_btn_synk_new = '0' then
80
               coin5_out <= '1';
81
           end if;
82
83
       end process;
84
85
       -- cola switch
86
       process(cola_sw_synk)
87
       begin
88
           cola_out <= '0';</pre>
           if cola_sw_synk = '1' AND cola_sw_synk_new = '0' then
89
                cola_out <= '1';
90
           end if;
91
92
       end process;
93
       -- hash switch
94
       process(hash_sw_synk)
95
96
       begin
```

Figure 17: Page 2

/Users/hbm/Dropbox/DTU-Amigos/0...hine/src/input_synchronizer.vhd Page 3 of 4 Saved: 5/2/13 11:53:51 AM Printed For: Hjalte Bested Møller

```
hash out <= '0';
 97
            if hash_sw_synk = '1' AND hash_sw_synk_new = '0' then
   hash_out <= '1';</pre>
 98
99
100
101
        end process;
102
103
        -- aqua switch
104
        process(aqua_sw_synk)
105
        begin
             aqua_out <= '0';
106
            if aqua_sw_synk = '1' AND aqua_sw_synk_new = '0' then aqua_out <= '1';
107
108
109
            end if;
        end process;
110
111
112
        -- This process keeps updating reqisters
113
114
        -- on every rising clock edge
115
        process(clock)
116
117
        begin
            if rising_edge(clock) then
118
                 -- buy button
119
                 buy_btn_synk
                                    <= buy_btn;
120
121
                 buy_btn_synk_new <= buy_btn_synk;</pre>
122
                 -- coin1 button
123
                                     <= coin1_btn;
                 coin1_btn_synk
124
                 coin1_btn_synk_new <= coin1_btn_synk;</pre>
125
126
127
                 -- coin2 button
                 coin2_btn_synk
                                      <= coin2_btn;
128
129
                 coin2_btn_synk_new <= coin2_btn_synk;</pre>
130
                 -- coin5 button
131
                 coin5_btn_synk
                                     <= coin5_btn;
132
                 coin5_btn_synk_new <= coin5_btn_synk;</pre>
133
134
135
                 -- cola switch
136
                 cola_sw_synk
                                   <= cola_sw;
                 cola_sw_synk_new <= cola_sw_synk;</pre>
137
138
139
                 -- hash switch
140
                 hash_sw_synk
                                    <= hash_sw;
                 hash_sw_synk_new <= hash_sw_synk;
141
142
143
                 -- aqua switch
144
                 aqua_sw_synk
                                    <= aqua_sw;
```

Figure 18: Page 3

/Users/hbm/Dropbox/DTU-Amigos/0...hine/src/input_synchronizer.vhd Page 4 of 4 Saved: 5/2/13 11:53:51 AM Printed For: Hjalte Bested Møller

Figure 19: Page 4

/Users/hbm/Dropbox/DTU-Amigos/0...Machine/src/processing_unit.vhd Page 1 of 3 Saved: 5/5/13 8:27:12 PM Printed For: Hjalte Bested Møller

```
-- This component is the central processing unit of the vending machine.
2
3 -- This includes the following operations:
          When one of the coin inputs are asserted, sum is updated
5
          When one of the price_product inputs are asserted, price is update
          If a buy is attempted:
6
               sum will be deducted from price if sum >= price
7
8
               alarm signal will be asserted if sum < price
10
11 | library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
14
15 entity processing_unit is
16
      port(clock
                    : in std_logic;
                                            -- Clock signal in 762Hz
           clk_3
                      : in std_logic;
                                            -- Clock signal in 3Hz
17
           buy
                       : in std_logic;
18
                       : in std_logic;
           coin1
19
20
           coin2
                      : in std_logic;
21
           coin5
                       : in
                             std_logic;
           price_cola : in std_logic;
22
           price_hash : in std_logic;
price_aqua : in std_logic;
23
24
                     : in std_logic;
25
           Reset
26
                       : out unsigned(5 downto 0);
           sum_out
           price_out : out unsigned(5 downto 0);
27
           alarm_out : out std_logic;
28
29
           cola_out
                       : out std_logic;
30
           hash_out
                      : out std_logic;
31
           aqua_out
                      : out std_logic);
32 end processing_unit;
33
34 architecture Behavioral of processing_unit is
                                            : unsigned(5 downto 0);
35
      signal sum, price
      signal alarm_count, alarm_count_next : unsigned(10 downto 0);
36
      signal alarm, cola, hash, aqua
                                             : std_logic;
37
38
       signal cola_count, cola_count_next
                                             : unsigned(10 downto 0);
39
       signal hash_count, hash_count_next
                                             : unsigned(10 downto 0);
                                           : unsigned(10 downto 0);
      signal aqua_count, aqua_count_next
40
41
42 begin
43
      alarm_count_next <= alarm_count + 1;</pre>
       cola_count_next <= cola_count + 1;</pre>
44
      hash_count_next <= hash_count + 1;
45
46
      aqua_count_next <= aqua_count + 1;</pre>
47
48
```

Figure 20: Processing unit, for calculating/setting price/sum

/Users/hbm/Dropbox/DTU-Amigos/0...Machine/src/processing_unit.vhd Page 2 of 3 Saved: 5/5/13 8:27:12 PM Printed For: Hjalte Bested Møller

```
-- This process sets the price of the 3 products. When one of the
49
        -- price_'product' signals are asserted, the 'product' signal is set -- to '1', which will cause 'product'_count to keep adding + 1 on
50
51
        -- every clock, until its MSB = '1' and the 'product' signal will be -- set back to '0'. For both the price_'product' and the 'product'
52
53
        -- signals, cola overrules hash, which overrules agua.
54
55
56
57
        process(price_cola, price_hash, price_aqua, clock)
58
        begin
             if rising_edge(clock) then
  if price_cola = '1' then
    cola <= '1';
    price <= "010010";</pre>
59
60
61
62
                  elsif price_hash = '1' then
63
64
                       hash <= '1';
                       price <= "110111";
65
66
                  elsif price_aqua = '1' then
                       aqua <= '1';
67
                       price <= "001100";
68
                  elsif cola = '1' then
69
                       cola_count <= cola_count_next;</pre>
70
                       if cola_count(10) = '1' then
71
                                        <= '0';
72
                           cola
                            cola_count <= "00000000000";
73
74
                       end if;
                  elsif hash = '1' then
75
                       hash_count <= hash_count_next;
76
                       if hash_count(10) = '1' then
77
                                         <= '0';
78
                            hash
79
                            hash_count <= "00000000000";
                       end if;
80
                  elsif aqua = '1' then
81
82
                       aqua_count <= aqua_count_next;</pre>
                       if aqua_count(10) = '1' then
83
                                       <= '0';
84
                            agua
                            aqua_count <= "00000000000";
85
                       end if;
86
87
                  end if;
             end if;
88
89
             cola_out <= cola;
             hash_out <= hash;
90
91
             aqua_out <= aqua;
        end process;
92
93
94
95
        -- This process adds the coin value to sum when a coin input is
        -- asserted. If buy is asserted sum will be deducted from price,
```

Figure 21: Page 2

/Users/hbm/Dropbox/DTU-Amigos/0...Machine/src/processing_unit.vhd Page 3 of 3 Saved: 5/5/13 8:27:12 PM Printed For: Hjalte Bested Møller

```
-- if sum >= price, else alarm will be set to '1', which causes
 97
         -\!\!-\!\! alarm_count to be increased by one on every clock until MSB
 98
         -- of alarm_count equals '1' which resets alarm to '0'.
 99
100
101
         process(coin1, coin2, coin5, buy, clock)
102
103
         begin
104
             if rising_edge(clock) then
                  if Reset = '1' then
105
                       sum <= "000000";
106
                  elsif coin1 = '1' then
107
                  sum <= sum + 1;
elsif coin2 = '1' then</pre>
108
109
                  sum <= sum + 2;
elsif coin5 = '1' then
110
111
                  sum <= sum + 5;
elsif alarm = '1' then</pre>
112
113
                       alarm_count <= alarm_count_next;
if alarm_count(10) = '1' then</pre>
114
115
                                          <= '0';
116
                            alarm
117
                            alarm_count <= "00000000000";
                       end if;
118
                  elsif buy = '1' then
119
                       if sum >= price then
120
121
                            sum <= sum - price;</pre>
122
                       elsif sum < price then</pre>
                            alarm <= '1';
123
                       end if;
124
                  end if;
125
126
                  sum_out
                              <= sum(5 downto 0);
127
                  price_out <= price(5 downto 0);</pre>
             end if,
128
129
             alarm_out <= alarm;</pre>
         end process;
130
131
132 end Behavioral;
```

Figure 22: Page 3

/Users/hbm/Dropbox/DTU-Amigos/0...Machine/src/vending_machine.vhd Page 1 of 4 Saved: 5/5/13 7:54:15 PM Printed For: Hjalte Bested Møller

```
-- Top component of the vending machine for the course:
3 -- 02139 Digital electronics 2 at the Technical University of Denmark
  -- This component declares and instantiates all the components of the
   -- vending machine.
9 library ieee;
10 use ieee.std_logic_1164.all;
11
  use ieee.numeric_std.all;
12
13
  entity vending_machine is
       port(clk_50
                     : in std_logic;
14
15
            clk_man
                      : in std_logic;
16
            sel_man
                      : in std_logic;
17
            reset
                      : in std_logic;
            coin1_btn : in std_logic;
coin2_btn : in std_logic;
18
19
20
            coin5_btn : in std_logic;
21
            buy_btn
                      : in std_logic;
                      : in std_logic;
22
            cola_sw
23
            hash_sw
                      : in std_logic;
24
            aqua_sw
                      : in std_logic;
25
            an
                      : out std_logic_vector(3 downto 0);
26
            led
                      : out std_logic_vector(1 to 8));
27
  end vending_machine;
28
  architecture struct of vending_machine is
29
30
       signal clk
                                                   : std_logic;
                                                   : std_logic;
: std_logic;
       signal clk_3
31
       signal buy
32
33
       signal coin1, coin2, coin5
                                                   : std_logic;
34
       signal price_cola, price_hash, price_aqua : std_logic;
35
       signal alarm, cola, aqua, hash
                                                 : std_logic;
                                                   : unsigned(5 downto 0);
36
       signal sum, price
37
38
39
       -- Component declarations
40
       component clock_manager is
41
           port(clk_50 : in std_logic;
42
43
                clk_man : in std_logic;
44
                sel_man : in std_logic;
                       : out std_logic;
45
                clk
                clk_3
46
                        : out std_logic);
47
       end component;
48
```

Figure 23: The complete vending machine, assembling all the components

/Users/hbm/Dropbox/DTU-Amigos/0...Machine/src/vending_machine.vhd Page 2 of 4 Saved: 5/5/13 7:54:15 PM Printed For: Hjalte Bested Møller

```
component display_driver is
49
              port(price : in unsigned(5 downto 0);
50
51
                     sum : in unsigned(5 downto 0);
                            : out std_logic_vector(3 downto 0);
52
                    reset : in std_logic;
clock : in std_logic;
53
54
                     clk_3 : in std_logic;
55
56
                     alarm : in std_logic;
                     cola : in std_logic;
57
                     hash : in std_logic;
58
59
                     aqua : in std_logic;
60
                     led : out std_logic_vector(1 to 8));
61
        end component;
62
        {\color{red}\mathsf{component}}\ {\color{blue}\mathsf{input\_synchronizer}}\ {\color{blue}\mathsf{is}}
63
                    clock : in std_logic;
buy_btn : in std_logic;
64
              port(clock
                    buy_out : out std_logic;
coin1_btn : in std_logic;
66
67
                    coin1_out : out std_logic;
coin2_btn : in std_logic;
68
69
                     coin2_out : out std_logic;
70
                    coin5_btn : in std_logic;
coin5_out : out std_logic;
71
72
                     cola_sw : in std_logic;
cola_out : out std_logic;
73
74
                     hash_sw : in std_logic;
75
                     hash_out : out std_logic;
76
                                 : in std_logic;
77
                     aqua_sw
78
                     aqua_out : out std_logic;
79
                     Reset
                                 : in std_logic);
80
81
        end component;
82
         component processing_unit is
83
              port(clock : in std_logic;
    buy : in std_logic;
84
85
86
                     coin1
                                  : in std_logic;
87
                     coin2
                                  : in std_logic;
                                   : in std_logic;
88
                     coin5
                    price_cola : in std_logic;
price_hash : in std_logic;
89
90
91
                     price_aqua : in std_logic;
                    Reset : in std_logic;
sum_out : out unsigned(5 downto 0);
92
93
                    price_out : out unsigned(5 downto 0);
alarm_out : out std_logic;
cola_out : out std_logic;
94
95
96
```

Figure 24: Page 2

/Users/hbm/Dropbox/DTU-Amigos/0...Machine/src/vending_machine.vhd Page 3 of 4 Saved: 5/5/13 7:54:15 PM Printed For: Hjalte Bested Møller

```
hash_out : out std_logic;
97
98
                 aqua_out
                            : out std_logic);
99
        end component;
100
101
    -- signal assignments
102
103
104
105
   begin
        clock_manager1 : clock_manager
106
            port map(clk_50 => clk_50,
107
108
                      clk_man => clk_man,
109
                      sel_man => sel_man,
                      clk => clk,
110
                      clk_3 => clk_3);
111
112
113
        display_driver1 : display_driver
            port map(sum => sum,
114
                      price => price,
115
116
                      an
                           => an,
117
                      reset => reset,
                      clock => clk,
118
                      clk_3 => clk_3,
119
                      alarm => alarm,
120
121
                      cola => cola,
122
                      hash => hash,
                      aqua => aqua,
123
                           => led);
                      led
124
125
126
        input_synchronizer1 : input_synchronizer
127
            port map(clock
                                => clk,
                               => buy_btn,
                      buy_btn
128
                                => buy,
129
                      buy_out
130
                      coin1_btn => coin1_btn,
131
                      coin1_out => coin1,
                      coin2_btn => coin2_btn,
coin2_out => coin2,
132
133
134
                      coin5_btn => coin5_btn,
135
                      coin5_out => coin5,
                      cola_sw => cola_sw,
cola_out => price_cola,
136
137
                      hash_sw => hash_sw,
138
                      hash_out => price_hash,
139
140
                                => aqua_sw,
                      aqua_sw
                      aqua_out => price_aqua,
141
142
                      Reset
                                => reset);
143
144
        processing_unit1 : processing_unit
```

Figure 25: Page 3

/Users/hbm/Dropbox/DTU-Amigos/0...Machine/src/vending_machine.vhd Page 4 of 4 Saved: 5/5/13 7:54:15 PM Printed For: Hjalte Bested Møller

```
port map(clock
145
                                => clk,
146
                                => buy,
                     buy
                     coin1
147
                                => coin1,
148
                     coin2
                                => coin2,
                                => coin5,
                     coin5
149
                     price_cola => price_cola,
150
                     price_hash => price_hash,
151
                     price_aqua => price_aqua,
152
                     Reset
                                => reset,
153
                                => sum,
                     sum_out
154
                     price_out => price,
155
156
                     alarm_out => alarm,
157
                     cola_out
                                => cola,
                                => hash,
158
                     hash_out
                     aqua_out
                                => aqua);
159
160
161 end struct;
162
```

Figure 26: Page 4