```
1 || -
2
  -- This component divides the 50 MHz clock signal down to a clk signal
  -- of 762Hz and a clk_3 signal of 3Hz.
5
  library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
9
  entity clock_manager is
10
       port(clk_50 : in std_logic;
11
            clk man : in std logic;
12
            sel man : in std logic;
13
            clk
                  : out std logic;
14
                  : out std logic);
            clk 3
15
  end clock_manager;
16
17
  architecture structure of clock_manager is
18
       signal count, count_next : unsigned(15 downto 0) := (others => '0');
19
       signal count3, count3 next : unsigned(23 downto 0) := (others => '0');
20
       attribute clock signal : string;
21
       attribute clock signal of clk: signal is "yes";
22
23
  begin
24
       count next <= count + 1;</pre>
25
       count3_next <= count3 + 1;</pre>
26
27
28
  -- this process generates the clk and clk3 signal, which are derived from
29
  -- the 50MHz clock. When MSB of count = '1' clk will go high, when MSB of
30
  -- count = '0' clk will go low. Same with count3 and clk 3. If sel man is
31
  -- set to 1, clk will be set to the input signal clk_man.
32
33
34
       process(sel_man, clk_man, count, count3)
35
       begin
36
           if sel man = '1' then
37
               clk <= clk man;</pre>
38
           else
39
               clk <= count(15);
40
           end if;
41
           clk_3 <= count3(23);
42
43
       end process;
44
45

    on the rising edge of the 50MHz clock

46
  -- count and count3 will be increased by 1
47
48
```

/Users/hbm/Dropbox/DTU-Amigos/0...ngMachine/src/clock_manager.vhd Page 2 of 2 Saved: 5/5/13 7:51:45 PM Printed For: Hjalte Bested Møller

```
49
       process(clk_50, count, count3)
50
       begin
51
            if rising_edge(clk_50) then
52
                count <= count_next;</pre>
53
                count3 <= count3_next;</pre>
54
55
            end if;
       end process;
56
57
  end structure;
58
59
```