


# Endianness

Embedded Software Essentials

C2M1V6

# Memory [S1]


- Memory storage interacting with the CPU
  - Code Memory
  - Data Memory
  - Registers (Peripherals)
- Memory interfaces to CPU through Busses
- **Load-Store** architecture requires operations to occur in CPU
  - Data get **loaded** into CPU
  - Data is operated on
  - Data is **stored** back to memory



# Data Order [S2]

- Each address stores 1 Byte
- Half-Words store 2 Bytes
- Words store 4 Bytes

Which location stores the MSB?  
Which location stores the LSB?



# Endianness [S3]

**Endianness** = How data is represented  **Byte-order** in memory!


Can express data order in two different ways

- Little Endian
- Big Endian

4-Bytes

`uint32_t var = 0xABCD1234;`

MSB                      LSB



Endianness only relevant for **multi-byte data**!

# Endianness [S4]

**Endianness** = How data is represented  **Byte-order** in memory!

```
uint32_t var = 0xABCD1234;
```

Memory	
0x100	AB
0x101	CD
0x102	12
0x103	34

**Big Endian:**

Store **MSB** at **smallest address**

# Endianness [S5]

**Endianness** = How data is represented  **Byte-order** in memory!

`uint32_t var = 0xABCD1234;`

Memory

0x100	AB
0x101	CD
0x102	12
0x103	34

**Big Endian:**

Store **MSB** at **smallest address**

Memory

0x100	34
0x101	12
0x102	CD
0x103	AB

**Little Endian:**


Store **LSB** at **smallest address**

# Types and Endianness [S6]

- Endianness does not affect order of elements Arrays or Structures

*uint16\_t* array[4] = { 0x1234,  
0x4567,  
0x89AB,  
0xCDEF };

2-Bytes



Little Endian Memory

array[0]	{	0x34	0x100
		0x12	0x101
array[1]	{	0x67	0x102
		0x45	0x103
array[2]	{	0xAB	0x104
		0x89	0x105
array[3]	{	0xEF	0x106
		0xCD	0x107
			0x108
			0x109
			0x110
			0x111

# Endianness Configuration [S7]


- Endianness is Configurable on many modern platforms
- ARM Cortex-M allows for configuration of Data Memory Endianness
- Code Memory is set to little endian



# Endianness Configuration [S8]

- Application Interrupt and Reset Control Register (AIRCR)
  - Allows for reconfiguration of Data Memory Endianness
- Bit 15 of AIRCR Register
  - 0 = Little Endian
  - 1 = Big Endian


AIRCR Register Bit Fields



**Changing Endianness requires a reset**

# Endianness Trouble [S9]

- Endianness must be accounted for
  - Supporting Multiple platforms/Architectures with the same code base
  - Connecting multiple systems together



# Byte-Swapping [S10a]

```
/* Switches endianness of variable pointed by ptr */ /* Assume little endian */
void byte_swap32(uint32_t * ptr){
    uint8_t i, temp_byte;

    for (i = 0; i < 2; i++){
        temp_byte = *((uint8_t*)ptr + (3-i));
        *((uint8_t*)ptr + (3-i)) = *((uint8_t*)ptr +
i)
        *((uint8_t*)ptr + i) = temp_byte;
    }
}
```

	Memory
0x00	AB
0x01	CD
0x02	12
0x03	34

Before

	Memory
0x00	
0x01	
0x02	
0x03	

After

```
void main(){
    uint32_t var =
0xABCD1234;
    uint32_t * ptr = &var;


    byte_swap32(ptr);

    while (1);
}
```

# Byte-Swapping [S10b]


```
/* Switches endianness of variable pointed by ptr */  
void byte_swap32(uint32_t * ptr){  
    uint8_t i, temp_byte;  
  
    for (i = 0; i < 2; i++){  
        temp_byte = *((uint8_t*)ptr + (3-i));  
        *((uint8_t*)ptr + (3-i)) = *((uint8_t*)ptr +  
i)        *((uint8_t*)ptr + i) = temp_byte;  
    }  
}
```

```
void main(){  
    uint32_t var =  
    0xABCD1234;  
    uint32_t * ptr = &var;  
  
    byte_swap32(ptr);  
  
    while (1);  
}
```



Unused Slides


# Portability with Endianness [S9a]




```
/* Program depends on LE architecture. */
void main(){
    uint16_t array[] = {0xF924, 0x120C, 0};
    uint16_t * ptr = (uint16_t*) ((array[0] & 0xFF00) | (array[1] &
0xFF));

    array[2] = *ptr;

    // Rest of code...
}
```



# Portability with Endianness [S9b]



```
/* Program depends on LE architecture. */  
void main(){  
    uint16_t array[] = {0xF924, 0x120C, 0};  
    uint16_t * ptr = (uint32_t) ((array[0] & 0xFF00) | (array[1] &  
0xFF));  
}
```

`array[2] = *ptr;`

`// Rest of code...`

}

Dereferenced at **invalid** address!

In big endian architecture...