
Register Definition Files

Embedded Software Essentials

Embedded System Memories [S1]

- Memories of an Embedded System
 - Code Memory (Flash)
 - Data Memory (SRAM)
 - Register Memory (internal to chip)
 - External Memory (if applicable)



Peripheral Memory [S2]

- Microcontrollers contain multiple peripherals
 - Private
 - System Control Block (SCB)
 - Nested Vector Interrupt Controller (NVIC)
 - General
 - UART / SPI / I2C
 - Timers
 - ADC

```
Access Peripherals with Pointers
volatile uint16_t * ta0_ctrl = (uint16_t*)0x400000000;
*ta0_ctrl = 0x0202;
```

Memory Map

```
OxFFFFFFF
 System
 Specific
             0xE0000000
            OxDFFFFFF
(unused)
             0x60000000
             0x5FFFFFFF
Peripherals
             0x4000000
             0x3FFFFFF
  SRAM
            0x20000000
             0x1FFFFFFF
  Code
            0x0000000
```

Register Definition File [S3]

• Platform File that provides interface to Private peripheral memory by specifying

- Address List for Peripherals
- Access Methods
- Defines for Bit Field and Bit Masks

- Peripheral Access Methods are used t read/write data
 - Direct Dereferencing of Memory
 - Structure Overlays

Processor
Debug Control
SCB
FPU

MPU
NVIC
Reserved
SysTick Timer
Misc system

control registers

Genera Peripherals ADC14 Reserved Timer32 Port WDT A RTC C CRC32 **AES256** COMP E0-E1 REF A eUSCI B0-B3

eUSCI_A0-A3 Timer A0-A3

Could Contain 1000's of Registers!

Directly Dereference Memory [S4]

 Do not need a pointer variable to read/write to memory

Timer_A0 Control Register, Address = 0x40000000

15:10	9	8	7	6	5	4	3	2	1	0
Reserved	TASSEL		ID		MC		Reserved	TACLR	TAIE	TAIFG

Not Very Readable or Maintainable...

Memory Access Macros [S5]

Use preprocessor to define an access method without using hardcoded values

```
/ * 8, 16, & 32 Bit Register Access Macros */
#define HWREG8(x) (*((volatile uint8_t *)(x)))
#define HWREG16(x)
                       (*((volatile uint16_t *)(x)))
#define HWREG32(x)
                       (*((volatile uint32_t *)(x)))
                                        Pass in any address to access a register
                      (HWREG16(0x40000000))
#define TAOCTL
Example Use of Access Macro:
                                      volatile uint16_t * ta0_ctrl = (uint16_t*)0x40000000;
TAOCTL = 0x0202;
                                      *ta0_ctrl = 0x0202;
```

Timer A0 Registers [S6]

#define HWREG16(x) (*((volatile uint16_t *)(x)))

```
/ * Example Use of Access Macros */
                    (HWREG16(0x40000000))
#define TAOCTL
                    (HWREG16(0x40000002))
#define TAOCCTLO
                    (HWREG16(0x40000004))
#define TAOCCTL1
                    (HWREG16(0x40000006))
#define TAOCCTL2
                    (HWREG16(0x40000008))
#define TAOCCTL3
                    (HWREG16(0x4000000A))
#define TAOCCTL4
                    (HWREG16(0x40000010))
#define TAOR
                    (HWREG16(0x40000012))
#define TAOCCRO
                    (HWREG16(0x40000014))
#define TAOCCCR1
                    (HWREG16(0x40000016))
#define TAOCCCR2
                    (HWREG16(0x40000018))
#define TAOCCCR3
                    (HWREG16(0x4000001A))
#define TAOCCCR4
                    (HWREG16(0x40000020))
#define TAOEXO
                    (HWREG16(0x4000002E))
#define TAOIV
```

Timer_A0 Registers

Timer_A0 Interrupt Vector	0x4000002E
Timer_A0 Expansion 0	0x40000020
Timer_A0 CAPCOM 4	0x4000001A
Timer_A0 CAPCOM 3	0x40000018
Timer_A0 CAPCOM 2	0x40000016
Timer_A0 CAPCOM 1	0x40000014
Timer_A0 CAPCOM 0	0x40000012
Timer_A0 Counter	0x40000010
Timer_A0 CAPCOM Control 4	0x4000000A
Timer_A0 CAPCOM Control 3	0x40000008
Timer_A0 CAPCOM Control 2	0x40000006
Timer_A0 CAPCOM Control 1	0x40000004
Timer_A0 CAPCOM Control 0	0x40000002
Timer_A0 Control	0x40000000

Timer A0 Registers [S6b]

Use Compile Time Switches to include correct Register Definition File

\$ make build PLATFORM=MSP432_VER1

MSP432.h

```
#ifdef MSP432_VER1
#include "MSP432_Version1.h"
#else
#include "MSP432_Version2.h"
#endif
```

MSP432 Version1.h

```
#define TAOCTL (HWREG16(0x40000000))
#define TAOCCTL0 (HWREG16(0x40000002))
#define TAOCCTL1 (HWREG16(0x40000004))
#define TAOCCTL2 (HWREG16(0x40000006))
#define TAOCCTL3 (HWREG16(0x40000008))
#define TAOCCTL4 (HWREG16(0x4000000A))
#define TAOR (HWREG16(0x400000010))
/* More Register Macros Below */
```

MSP432 Version2.h

```
#define TAOCTL (HWREG16(0x60000000))
#define TAOCCTLO (HWREG16(0x600000002))
#define TAOCCTL1 (HWREG16(0x60000004))
#define TAOCCTL2 (HWREG16(0x60000006))
#define TAOCCTL3 (HWREG16(0x60000008))
#define TAOCCTL4 (HWREG16(0x6000000A))
#define TAOR (HWREG16(0x6000000A))
/* More Register Macros Below */
```

Volatile Keyword [S7]

- Volatile tells compiler NOT to optimize this code
 - Volatile variable needs to be directly read and written when specified

```
/* 8, 16, & 32 Bit Register Access Macros */
#define HWREG8(x) (*((volatile uint8_t *)(x)))
#define HWREG16(x) (*((volatile uint16_t *)(x)))
#define HWREG32(x) (*((volatile uint32_t *)(x)))
```

Peripherals should be configured as soon as code executes,

Structure Overlay [S8a]

Define a Structure to directly match peripheral region registers

```
typedef struct {
 __IO uint16_t CTL;
 ___IO uint16_t CCTL[7];
 __IO uint16_t R;
 __IO uint16_t CCR[7];
 ___IO uint16_t EX0;
 uint16 t RESERVEDO[6];
 ___I uint16_t IV;
} Timer_A_Type;
#define __IO (volatile)
#define __I (volatile const)
```

Structure Overlay [S8b]

Define a Structure to directly match peripheral region registers

```
typedef struct {
 __IO uint16_t CTL;
 __IO uint16_t CCTL[7];
 __IO uint16_t R;
 __IO uint16_t CCR[7];
 ___IO uint16_t EX0;
 uint16 t RESERVEDO[6];
 I uint16_t IV;
} Timer_A_Type;
#define IO (volatile)
#define __I (volatile const)
```

```
/* Define the Base Address of Peripheral Regions */
#define PERIPH_BASE ((uint32_t) 0x40000000)
#define TIMER_A0_BASE (PERIPH_BASE + 0x00000000)
#define TIMER_A1_BASE (PERIPH_BASE + 0x000000400)
#define TIMER_A2_BASE (PERIPH_BASE + 0x000000800)
```

Structure Overlay [S8c]

Define a Structure to directly match peripheral region registers

 $TIMER_AO->CTL = 0x0202;$

```
typedef struct {
 __IO uint16_t CTL;
 __IO uint16_t CCTL[7];
 __IO uint16_t R;
 __IO uint16_t CCR[7];
 __IO uint16_t EX0;
 uint16_t RESERVED0[6];
 __I uint16_t IV;
} Timer_A_Type;
#define __IO (volatile)
#define __I (volatile const)
```

```
/* Define the Base Address of Peripheral Regions */
                          ((uint32_t) 0x40000000)
#define PERIPH_BASE
                           (PERIPH BASE + 0x00000000)
#define TIMER AO BASE
#define TIMER A1 BASE
                           (PERIPH BASE + 0x00000400)
#define TIMER A2 BASE
                           (PERIPH_BASE + 0x00000800)
/ * Multiple Timer Modules, different Addresses */
#define TIMER A0
                    ((Timer_A_Type *) TIMER_A0_BASE)
                    ((Timer_A_Type *) TIMER_A1_BASE)
#define TIMER A1
#define TIMER_A2
                    ((Timer_A_Type *) TIMER_A2_BASE)
Example Use of Structure Overlay:
```

Structure Overlay [S9]

- Structure Overlays require exact replica of peripheral region

 - Order matters
 - Leave space for reserved bytes
 - Read-Only Registers = Const!
 - All registers are volatile

Unused memory in the peripheral region

```
#define I (volatile const)
typedef struct {
__IO uint16_t CTL;
IO uint16 t CCTL[7];
IO uint16 tR;
 __IO uint16_t CCR[7];
___IO uint16_t EX0;
uint16_t RESERVED0[6];
 __I uint16_t IV;
} Timer_A_Type;
```

Structure Overlay Example [S10]


 Use Structure pointer and deference it to access the individual registers

```
((uint32_t) 0x4000000)
typedef struct {
                                 #define PERIPH_BASE
                                                         (PERIPH_BASE + 0x00000000)
                                 #define TIMER_AO_BASE
___IO uint16_t CTL;
                                                         ((Timer_A_Type *) TIMER_A0_BASE)
                                 #define TIMER_A0
 IO uint16 t CCTL[7];
                                 #define __IO (volatile)
IO uint16 tR;
                                 #define __I (volatile const)
__IO uint16_t CCR[7];
___IO uint16_t EX0;
 uint16_t RESERVED0[6];
                                      Example Use of Structure Overlay:
__I uint16_t IV;
                                      TIMER A0->CTL = 0x0202;
} Timer_A_Type;
```

Unused Slides

Ignore all slides below this

Peripheral Memory [S2] Peripherals




Reserved System Control Space (SCS) Reserved **FPB DWT** ITM (ETM) Reserved Peripheral Bit-**Band Alias Region** Reserved **Peripheral Region**

Processor Debug Control SCB **FPU MPU NVIC** Reserved SysTick Timer Misc system control registers


General Peripherals

ADC14
Reserved
Timer32
Port
WDT_A
RTC_C
CRC32
AES256
COMP_E0-E1
REF_A
eUSCI_B0-B3
eUSCI_A0-A3
Timer_A0-A3

Peripheral Registers in MSP432 [S1.3.6.c]



Peripheral Registers in MSP432p401r [S1.3.6.c]



Peripheral Registers in MSP432p401r [S1.3.6.c]

