OKI Semiconductor

Previous version: May 1997

This version: Jan. 1998

MSM514260C/CSL

262,144-Word imes 16-Bit DYNAMIC RAM : FAST PAGE MODE TYPE

DESCRIPTION

The MSM514260C/CSL is a 262,144-word \times 16-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM514260C/CSL achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/single-layer metal CMOS process. The MSM514260C/CSL is available in a 40-pin plastic SOJ or 44/40-pin plastic TSOP. The MSM514260CSL (the self-refresh version) is specially designed for lower-power applications.

FEATURES


- 262,144-word × 16-bit configuration
- Single 5 V power supply, ±10% tolerance
- Input : TTL compatible, low input capacitance
- Output : TTL compatible, 3-state
- Refresh : 512 cycles/8 ms, 512 cycles/128 ms (SL version)
- Fast page mode, read modify write capability
- CAS before RAS refresh, hidden refresh, RAS-only refresh capability
- CAS before RAS self-refresh capability (SL version)
- Package options:

40-pin 400 mil plastic SOJ (SOJ40-P-400-1.27) (Product : MSM514260C/CSL-xxJS) 44/40-pin 400 mil plastic TSOP (TSOPII44/40-P-400-0.80-K) (Product : MSM514260C/CSL-xxTS-K) xx indicates speed rank.

PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time	Power Dissipation			
	tRAC	t _{AA}	tcac	toea	(Min.)	Operating (Max.)	Standby (Max.)		
MSM514260C/CSL-50	50 ns	25 ns	15 ns	15 ns	90 ns	935 mW			
MSM514260C/CSL-60	60 ns	30 ns	15 ns	15 ns	110 ns	825 mW	5.5 mW/		
MSM514260C/CSL-70	70 ns	35 ns	20 ns	20 ns	130 ns	770 mW	1.1 mW (SL version)		


PIN CONFIGURATION (TOP VIEW)



Pin Name	Function
A0 - A8	Address Input
RAS	Row Address Strobe
LCAS	Lower Byte Column Address Strobe
<u>UCAS</u>	Upper Byte Column Address Strobe
DQ1 - DQ16	Data Input / Data Output
ŌĒ	Output Enable
WE	Write Enable
V _{CC}	Power Supply (5 V)
V _{SS}	Ground (0 V)
NC	No Connection

Note: The same power supply voltage must be provided to every V_{CC} pin, and the same GND voltage level must be provided to every V_{SS} pin.

BLOCK DIAGRAM



FUNCTION TABLE

		Input Pin			DQ	Pin	Function Mode	
RAS	LCAS	UCAS	WE	ŌĒ	DQ1 - DQ8	DQ9 - DQ16	runction wode	
Н	*	*	*	*	High-Z	High-Z	Standby	
L	Н	Н	*	*	High-Z	High-Z	Refresh	
L	L	Н	Н	L	D _{OUT}	High-Z	Lower Byte Read	
L	Н	L	Н	L	High-Z	D _{OUT}	Upper Byte Read	
L	L	L	Н	L	D _{OUT}	D _{OUT}	Word Read	
L	L	Н	L	Н	D _{IN}	Don't Care	Lower Byte Write	
L	Н	L	Ш	Н	Don't Care	D _{IN}	Upper Byte Write	
L	L	L	Ĺ	Н	D _{IN}	D _{IN}	Word Write	
L	L	L	Н	Н	High-Z	High-Z	_	

^{*: &}quot;H" or "L"

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V_{T}	-1.0 to 7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _D *	1	W
Operating Temperature	T _{opr}	0 to 70	°C
Storage Temperature	T _{stg}	-55 to 150	°C

^{*:} $Ta = 25^{\circ}C$

Recommended Operating Conditions

 $(Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V
rower supply voltage	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	_	6.5	V
Input Low Voltage	V _{IL}	-1.0	_	0.8	V

Capacitance

 $(V_{CC} = 5 \text{ V} \pm 10\%, \text{ Ta} = 25^{\circ}\text{C}, \text{ f} = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance (A0 - A8)	C _{IN1}	_	7	pF
Input Capacitance (RAS, LCAS, UCAS, WE, OE)	C _{IN2}	_	7	pF
Output Capacitance (DQ1 - DQ16)	C _{I/O}	_	10	pF

DC Characteristics

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$

Parameter	Symbol	MSM514260 MSM514260 MSM514260 C/CSL-50 C/CSL-60 C/CSL-70 Unit No		Note						
			Min.	Max.	Min.	Max.	Min.	Max.		
Output High Voltage	V _{OH}	I _{OH} = -5.0 mA	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	
Output Low Voltage	V _{OL}	I _{OL} = 4.2 mA	0	0.4	0	0.4	0	0.4	٧	
Input Leakage Current	I _{LI}	$0 \text{ V} \leq V_{I} \leq 6.5 \text{ V};$ All other pins not under test = 0 V	-10	10	-10	10	-10	10	μА	
Output Leakage Current	I _{LO}	DQ disable $0 \text{ V} \le \text{V}_0 \le 5.5 \text{ V}$	-10	10	-10	10	-10	10	μА	
Average Power Supply Current (Operating)	I _{CC1}	\overline{RAS} , \overline{CAS} cycling, t_{RC} = Min.	_	170	_	150	_	140	mA	1, 2
Power Supply		\overline{RAS} , $\overline{CAS} = V_{IH}$	_	2	_	2	_	2	mΛ	1
Current (Standby)	I _{CC2}	RAS, CAS	_	1	_	1	_	1		'
Gurrent (Standby)		\geq V _{CC} -0.2 V	_	200	_	200	_	200	μΑ	1, 5
Average Power Supply Current (RAS-only Refresh)	I _{CC3}	\overline{RAS} cycling, $\overline{CAS} = V_{IH}$, $t_{RC} = Min$.	_	170	_	150	_	140	mA	1, 2
Power Supply Current (Standby)	I _{CC5}	$\overline{RAS} = V_{IH},$ $\overline{CAS} = V_{IL},$ $DQ = enable$	_	5	_	5	_	5	mA	1
Average Power Supply Current (CAS before RAS Refresh)	I _{CC6}	RAS cycling, CAS before RAS	_	170	_	150	_	140	mA	1, 2
Average Power Supply Current (Fast Page Mode)	I _{CC7}	$\overline{RAS} = V_{IL},$ $\overline{CAS} \ cycling,$ $t_{PC} = Min.$	_	170	_	150	_	140	mA	1, 3
Average Power Supply Current (Battery Backup)	I _{CC10}	t_{RC} = 125 μ s, \overline{CAS} before \overline{RAS} , $t_{RAS} \le 1 \ \mu$ s	_	300		300		300	μА	1, 4, 5
Average Power Supply Current (CAS before RAS Self-Refresh)	I _{CCS}	RAS ≤ 0.2 V, CAS ≤ 0.2 V	_	200	_	200	_	200	μА	1, 5

Notes:

- 1. I_{CC} Max. is specified as I_{CC} for output open condition.
- 2. The address can be changed once or less while $\overline{RAS} = V_{IL}$.
- 3. The address can be changed once or less while $\overline{CAS} = V_{IH}$.
- $4. \quad V_{CC} 0.2 \text{ V} \leq V_{IH} \leq 6.5 \text{ V}, -1.0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}.$
- 5. SL version.

AC Characteristics (1/2)

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ Note 1, 2, 3

		(VC			/ ±10%,	1a = 0 0	10 70 0) Note	1, 2, 3
Parameter	Symbol	MSM514260 C/CSL-50		MSM514260 C/CSL-60			514260 SL-70	Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	90	_	110	_	130	_	ns	
Read Modify Write Cycle Time	t _{RWC}	130	_	150	_	180	_	ns	
Fast Page Mode Cycle Time	t _{PC}	35	_	40	_	45	_	ns	
Fast Page Mode Read Modify Write Cycle Time	t _{PRWC}	75	_	80	_	95	_	ns	
Access Time from RAS	t _{RAC}	_	50	_	60	_	70	ns	4, 5, 6
Access Time from CAS	t _{CAC}	_	15	_	15	_	20	ns	4, 5
Access Time from Column Address	t _{AA}	_	25		30	_	35	ns	4, 6
Access Time from CAS Precharge	t _{CPA}	_	30	_	35	_	40	ns	4, 12
Access Time from OE	t _{OEA}	_	15	_	15	_	20	ns	4
Output Low Impedance Time from CAS	t _{CLZ}	0	_	0	_	0	_	ns	4
CAS to Data Output Buffer Turn-off Delay Time	toff	0	15	0	15	0	15	ns	7
OE to Data Output Buffer Turn-off Delay Time	t _{OEZ}	0	15	0	15	0	15	ns	7
Transition Time	t _T	3	50	3	50	3	50	ns	3
Refresh Period	t _{REF}	_	8		8	_	8	ms	
Refresh Period (SL version)	t _{REF}	_	128	_	128	_	128	ms	15
RAS Precharge Time	t _{RP}	30	_	40	_	50	_	ns	
RAS Pulse Width	t _{RAS}	50	10,000	60	10,000	70	10,000	ns	
RAS Pulse Width (Fast Page Mode)	t _{RASP}	50	100,000	60	100,000	70	100,000	ns	
RAS Hold Time	t _{RSH}	15	_	15	_	20	_	ns	
RAS Hold Time referenced to OE	t _{ROH}	10	_	15	_	20	_	ns	
CAS Precharge Time (Fast Page Mode)	t _{CP}	10	_	10	_	10	_	ns	14
CAS Pulse Width	tcas	15	10,000	15	10,000	20	10,000	ns	
CAS Hold Time	t _{CSH}	50	_	60	_	70	_	ns	
CAS to RAS Precharge Time	t _{CRP}	10	_	10	_	10	_	ns	12
RAS Hold Time from CAS Precharge	t _{RHCP}	30	_	35	_	40	_	ns	12
RAS to CAS Delay Time	t _{RCD}	20	35	20	45	20	50	ns	5
RAS to Column Address Delay Time	t _{RAD}	15	25	15	30	15	35	ns	6
Row Address Set-up Time	t _{ASR}	0	_	0	_	0	_	ns	
Row Address Hold Time	t _{RAH}	10	_	10	_	10	_	ns	
Column Address Set-up Time	t _{ASC}	0	_	0	_	0	_	ns	11
Column Address Hold Time	t _{CAH}	10	_	10	_	15	_	ns	11
Column Address Hold Time from RAS	t _{AR}	40	_	50	_	55	_	ns	
Column Address to RAS Lead Time	t _{RAL}	25	_	30	_	35	_	ns	
Read Command Set-up Time	t _{RCS}	0	_	0	_	0	_	ns	11
Read Command Hold Time	t _{RCH}	0	_	0	_	0	_	ns	8, 11
Read Command Hold Time referenced to \overline{RAS}	t _{RRH}	0	_	0	_	0	_	ns	8

AC Characteristics (2/2)

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ Note 1, 2, 3


(VCC = 3 V ±10 %, 1a = 0 0 to 70 0) Note									
Parameter	Symbol	0/0	ISM514260 MSM514260 C/CSL-50 C/CSL-60		MSM514260 C/CSL-70		Unit	Note	
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Set-up Time	twcs	0	_	0	_	0	_	ns	9, 11
Write Command Hold Time	twch	10	_	15	_	15	_	ns	11
Write Command Hold Time from RAS	t _{WCR}	40	_	45	_	50	_	ns	
Write Command Pulse Width	t _{WP}	10	_	15	_	15	_	ns	
OE Command Hold Time	toeh	15	_	15	_	20	_	ns	
Write Command to RAS Lead Time	t _{RWL}	15	_	15	_	20	_	ns	
Write Command to CAS Lead Time	t _{CWL}	15	_	15	_	20	_	ns	13
Data-in Set-up Time	t _{DS}	0	_	0	_	0	_	ns	10, 11
Data-in Hold Time	t _{DH}	10	_	10	_	15	_	ns	10, 11
Data-in Hold Time from RAS	t _{DHR}	40	_	50	_	55	_	ns	
OE to Data-in Delay Time	t _{OED}	15	_	15	_	15	_	ns	
CAS to WE Delay Time	t _{CWD}	35	_	35	_	45	_	ns	9
Column Address to WE Delay Time	t _{AWD}	45	_	50	_	60	_	ns	9
RAS to WE Delay Time	t _{RWD}	70	_	80	_	95	_	ns	9
CAS Precharge WE Delay Time	t _{CPWD}	50	_	55	_	65	_	ns	9
CAS Active Delay Time from RAS Precharge	t _{RPC}	10	_	10	_	10	_	ns	11
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$)	t _{CSR}	10	_	10	_	10	_	ns	11
RAS to CAS Hold Time (CAS before RAS)	t _{CHR}	15	_	20	_	15	_	ns	12
RAS Pulse Width (CAS before RAS Self-Refresh)	t _{RASS}	100	_	100	_	100	_	μS	15
RAS Precharge Time (CAS before RAS Self-Refresh)	t _{RPS}	90	_	110	_	130	_	ns	15
CAS Hold Time (CAS before RAS Self-Refresh)	t _{CHS}	-30	_	-40	_	-50	_	ns	15

Notes:


- A start-up delay of 200 μs is required after power-up, followed by a minimum of eight initialization cycles (RAS-only refresh or CAS before RAS refresh) before proper device operation is achieved.
- 2. The AC characteristics assume $t_T = 5$ ns.
- 3. V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring input timing signals. Transition times (t_T) are measured between V_{IH} and V_{IL} .
- 4. This parameter is measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 5. Operation within the t_{RCD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then the access time is controlled by t_{CAC}.
- 6. Operation within the t_{RAD} (Max.) limit ensures that t_{RAC} (Max.) can be met. t_{RAD} (Max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (Max.) limit, then the access time is controlled by t_{AA} .
- 7. t_{OFF} (Max.) and t_{OEZ} (Max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 8. t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 9. t_{WCS} , t_{CWD} , t_{RWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \ge t_{WCS}$ (Min.), then the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If $t_{CWD} \ge t_{CWD}$ (Min.) , $t_{RWD} \ge t_{RWD}$ (Min.), $t_{AWD} \ge t_{AWD}$ (Min.) and $t_{CPWD} \ge t_{CPWD}$ (Min.), then the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, then the condition of the data out (at access time) is indeterminate.
- 10. These parameters are referenced to the \overline{UCAS} and \overline{LCAS} , leading edges in an early write cycle, and to the \overline{WE} leading edge in an \overline{OE} control write cycle, or a read modify write cycle.
- 11. These parameters are determined by the falling edge of either \overline{UCAS} or \overline{LCAS} , whichever is earlier.
- 12. These parameters are determined by the rising edge of either UCAS or LCAS, whichever is later.
- 13. t_{CWL} should be satisfied by both \overline{UCAS} and \overline{LCAS} .
- 14. t_{CP} is determined by the time both \overline{UCAS} and \overline{LCAS} are high.
- 15. Only SL version.

TIMING WAVEFORM


Read Cycle




Write Cycle (Early Write)




Read Modify Write Cycle




Fast Page Mode Read Cycle




Fast Page Mode Write Cycle (Early Write)




Fast Page Mode Read Modify Write Cycle




RAS-Only Refresh Cycle




CAS before **RAS** Refresh Cycle




Hidden Refresh Read Cycle



Hidden Refresh Write Cycle




CAS before **RAS** Self-Refresh Cycle



PACKAGE DIMENSIONS

(Unit: mm)




Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).