

Task 1:

Module 0:

Lawrence Zheng

Final Project

Module 0 2x4 with flag for overflow

$A_3 A_2 A_1 A_0$	$F_3 F_2 F_1 F_0$	Z	V
0 0 0 0	0 0 0 0	1	0
0 0 0 1	0 0 1 0	0	0
0 0 1 0	0 1 0 0	0	0
0 0 1 1	0 1 1 0	0	0
0 1 0 0	1 0 0 0	0	0
0 1 0 1	1 0 1 0	0	0
0 1 1 0	1 1 0 0	0	0
0 1 1 1	1 1 1 0	0	0
1 0 0 0	0 0 0 0	1	1
1 0 0 1	0 0 1 0	0	1
1 0 1 0	0 1 0 0	0	1
1 0 1 1	0 1 1 0	0	1
1 1 0 0	1 0 0 0	0	1
1 1 0 1	1 0 1 0	0	1
1 1 1 0	1 1 0 0	0	1
1 1 1 1	1 1 1 0	0	1

Diagram illustrating the logic for the overflow flag (V) and zero flag (Z) based on the 4-bit inputs A_3, A_2, A_1, A_0 and the 4-bit outputs F_3, F_2, F_1, F_0 .


```

graph LR
    A3 --- C1(( ))
    A2 --- C2(( ))
    A1 --- C3(( ))
    A0 --- C4(( ))
    C1 --- F3
    C2 --- F2
    C3 --- F1
    C4 --- F0
    F3 --- Z1(( ))
    F2 --- Z1
    Z1 --- Z
    F1 --- V1(( ))
    F0 --- V1
    V1 --- V
  
```

Module 1:

Module 1: A/2 with flag for overflow

A_3, A_2, A_1, A_0	F_3, F_2, F_1, F_0	Z, V
0 0 0 0	0 0 0 0	1 0
0 0 0 1	0 0 0 0	1 1
0 0 1 0	0 0 0 1	0 0
0 0 1 1	0 0 0 1	0 1
0 1 0 0	0 0 1 0	0 0
0 1 0 1	0 0 1 0	0 1
0 1 1 0	0 0 1 1	0 0
0 1 1 1	0 0 1 1	0 1
1 0 0 0	0 1 0 0	0 0
1 0 0 1	0 1 0 0	0 1
1 0 1 0	0 1 0 1	0 0
1 0 1 1	0 1 0 1	0 1
1 1 0 0	0 1 1 0	0 0
1 1 0 1	0 1 1 0	0 1
1 1 1 0	0 1 1 1	0 0
1 1 1 1	0 1 1 1	0 1




Module 2:

```

for i in range(16):
    for j in range(16):
        print(f'{i:04b}{j:04b}={i*j:08b}')

```



Module 3:

Module 3 A+B with Carry in, Carry out

Full Adder

A B C_{in} S C_o

0 0 0 0 0

0 0 1 1 0

0 1 0 1 0

0 1 1 0 1


1 0 0 1 0

1 0 1 0 1


1 1 0 0 1

1 1 1 1 1


KOM in Full Adder




Module 4:



Module 5:



Module 6:




Module 7:

```


for i in range(16):
    for j in range(16):
        print(f'{i:04b}{j:04b}={i<j:b}')


```





Task 2:


Module 0:




[Module 1:](#)


Module 2:


Module 3:

Module 4:


Module 5:

[Module 6:](#)



[Module 7:](#)

Combined circuit attached in ALU.txt



Task 3:

Attached EDA link in case file doesn't convert properly