## COL216 STAGE4

K laxman 2018CS50408

- I have used EDA playground for simulation and synthesis of the components.
- I have run all the components separately without zero errors
- All components are combined and it is free of errors
- I have successfully able to simulate the code and got the ep wave
- I have submitted 22 VHDL files in total they are 5 mux, Alu, Data register, instruction register, program counter, temp registers, memory, flags, immediate extension, register file etc.
- I have done the 4th part with the extension of the 3rd one and submitted the fully runnable code

• I am hereby attaching the screenshots of the runnable code











