




COL216 STAGE4



K laxman
2018CS50408

- I have used EDA playground for simulation and synthesis of the components.
- I have run all the components separately without zero errors
- All components are combined and it is free of errors
- I have successfully able to simulate the code and got the ep wave
- I have submitted 22 VHDL files in total they are 5 mux, Alu, Data register ,instruction register, program counter, temp registers,memory,flags ,immediate extension,register file etc.
- I have done the 4th part with the extension of the 3rd one and submitted the fully runnable code

- I am hereby attaching the screenshots of the runnable code







Activities Google Chrome Fri Mar 11, 5:48:51 PM 11.55Kbps 1688bps 32%

edaplayground.com/v/5SP

EDA playground Run Save Copy If this page reloads when you click "Run" please read this Playgrounds Profile

Brought to you by DOULOS

Languages & Libraries

Tools & Simulators

Examples

Community

Collaborate

Forum

Follow @edaplayground

testbench.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use std.textio.all;
5
6 entity TestBench is
7 end TestBench;
8
9 architecture Behavioral of TestBench is
10
11     -- constants
```

VHDL TestBench

design.vhd

```
2 use IEEE.std_logic_1164.all;
3
4 entity MyDesign is
5     port (clk : in std_logic);
```

VHDL Design

Log Share

COMP96 Compile Architecture "flag_part" of Entity "flag_all"

COMP96 File: IR.vhd

COMP96 Compile Entity "Instr_regstr"

COMP96 Compile Architecture "design" of Entity "Instr_regstr"

COMP96 File: Mux.vhd

COMP96 Compile Entity "mux"

COMP96 Compile Architecture "design" of Entity "mux"

COMP96 File: Mux2in_4.vhd

COMP96 Compile Entity "Mux2in_4"

COMP96 Compile Architecture "design" of Entity "Mux2in_4"

COMP96 File: Mux4_32.vhd

COMP96 Compile Entity "Mux4_32"

COMP96 Compile Architecture "muxpart" of Entity "Mux4_32"

COMP96 File: program_counter.vhd

COMP96 Compile Entity "p_counter"

COMP96 Compile Architecture "behav_counter" of Entity "p_counter"

COMP96 File: register.vhd

Lab Assignm....pdf 2018CS5040....zip 2018CS5040....zip userver:3.1....deb result (7).zip WhatsApp1...jpeg result (6).zip Show all

Activities Google Chrome Fri Mar 11, 5:48:47 PM

webmail.litd.ac.in x WhatsApp x COL 362/632 (19... x assign3 working x laxman kethavath x https://www.eda... x Edit code-EDA P... x HTTP Status 400 x Course: COMPUT... x

EDA playground

Brought to you by DOULOS

Languages & Libraries

Tools & Simulators

Examples

Community

Collaborate

Forum

Follow @edaplayground

testbench.vhd

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4 use std.textio.all;
5
6 entity TestBench is
7 end TestBench;
8
9 architecture Behavioral of TestBench is
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
```

Log

Share

2022-03-11 12:17:13 UTC vlib work && vcom -2019 -o Data_register.vhd flags.vhd IR.vhd Mux.vhd Mux2in_4.vhd Mux4_32.vhd program_counter.vhd

VSI: Configuration file changed: "/home/runner/.library.cfg"

ALIB: Library "work" attached.

work = /home/runner/work/work.lib

Aldec, Inc. VHDL Compiler, build 2020.04.130

VLM Initialized with path: "/home/runner/.library.cfg".

DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."

COMP96 File: Data_register.vhd

COMP96 Compile Entity "DR"

COMP96 Compile Architecture "design" of Entity "DR"

COMP96 File: flags.vhd

COMP96 Compile Entity "flags_all"

COMP96 Compile Architecture "flag_part" of Entity "flags_all"

COMP96 File: IR.vhd

COMP96 Compile Entity "Instr_regstr"

COMP96 Compile Architecture "design" of Entity "Instr_regstr"

Lab Assignm...pdf x 2018CS5040...zip x 2018CS5040...zip x urserver-3.1...deb x result (7).zip x WhatsApp1...jpeg x result (6).zip x Show all x

Activities Google Chrome Thu Mar 10, 10:05:51 PM

webmail.litd.ac.in x WhatsApp x COL 362/632 (19... x assign3 working x laxman kethavath x https://www.eda... x Edit code-EDA P... x HTTP Status 400 x Course: COMPUT... x

EDA playground

Libraries

None

OVL 2.8.1

OSVVM

Top entity

TestBench

Enable VUnit

Tools & Simulators

Aldec Riviera Pro 2020.04

Compile Options

-2019 -o

Run Options

Run Time: 10 ms

Use run.do Tcl file

Use run.bash shell script

Open EPWave after run

Download files after run

Examples

Community

Collaborate

testbench.vhd

```
1 library VHDL TestBench;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4 use std.textio.all;
5
6 entity TestBench is
7 end TestBench;
8
9 architecture Behavioral
10 of TestBench is
11
12 -- constants
13 constant CLK_low :
14 time := 12 ns;
15 constant CLK_high :
16 time := 8 ns;
17 constant CLK_period :
18 time := CLK_low +
19 CLK_high;
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
```

Log

Share

COMP96 Compile Architecture "design" of Entity "Mydesign"

ELAB1 ERROR ELAB1_0028: "Entity port length is 4. input_1 length is 32." "MyDesign.vhd" 289 0

ELAB1 ERROR ELAB1_0028: "Entity port length is 4. input_2 length is 32." "MyDesign.vhd" 289 0

ELAB1 ERROR ELAB1_0028: "Entity port length is 4. output length is 32." "MyDesign.vhd" 289 0

COMP96 ERROR COMP96_0367: "Improper array length (4). Expected length is 32." "MyDesign.vhd" 289 51

COMP96 ERROR COMP96_0367: "Improper array length (4). Expected length is 32." "MyDesign.vhd" 289 55

COMP96 ERROR COMP96_0367: "Improper array length (4). Expected length is 32." "MyDesign.vhd" 289 63

COMP96 Compile failure 6 Errors 2 Warnings Analysis time : 0.2 [s]

Exit code expected: 0 received: 255

result (6).zip x result (5).zip x omething (3).txt x result (5).zip x result (4).zip x DSC_0575.jpg x omething (2).txt x Show all x