



MIPS64

INTRODUCTION

Ernesto Sanchez
sanchez@cad.polito.it

CAD GROUP
www.cad.polito.it



Outline

- MIPS64: Introduction
- Assembler programs: How to Write
- WinMIPS64 the initial glance

MIPS64

- General purpose
- RISC
- Simple instruction Set
- High efficiency
- 32 64-bit
- 4-bit floating-point



ERS-7 Specifications (aibo)


CPU	64-bit RISC Processor
CPU clock speed	576 MHz
RAM	64 MB
Program media	Dedicated AIBO robot "Memory Stick™" media
Moveable parts	Head - 3 degrees of freedom
	Mouth - 1 degree of freedom
	Legs - 3 degrees of freedom x 4
	Ears - 1 degree of freedom x 2
	Tail - 2 degrees of freedom
	(Total 20 degrees of freedom)





MIPS64 – Programmer's Model

MIPS64



Data Types

- Byte (8 bits)
- Half Words (16 bits)
- Words (32 bits)
- Double Words (64 bits)
- 32-bit single precision floating-point
- 64-bit double precision floating-point

Addressing Modes

- Uses 16 bit Field
- Immediate
 - DADDIU R1, R2, #32

$$R1 \leftarrow R2 + 32$$

- DADDIU R1, R0, #32


$$R1 \leftarrow 32$$

Addressing Modes

- Displacement
 - LD R1, 30(R2)

$$R2 = XX$$

$$R1 \leftarrow \text{MEM}[R2 + 30]$$




Addressing Modes

- Displacement

- LD R1, 0(R2) → *Register Indirect*

R2 = YY

R1 ← MEM[R2]




Addressing Modes

- Displacement

- LD R1, 64(R0) → *Absolute Addressing*

R1 ← MEM[64]



Instruction Format


- A CPU instruction is a single 32-bit aligned word



- The CPU instruction formats are:
 - Immediate
 - Register
 - Jump

Instruction Format – Immediate

- I – type instruction




Field	Description
<i>opcode</i>	6-bit primary operation code
<i>Rs</i>	5-bit specifier for the source register
<i>Rt</i>	5-bit specifier for the target (source/destination) register
<i>Immediate</i>	16-bit signed <i>immediate</i> used for logical operands, arithmetic signed operands, load/store address byte offsets, and PC-relative branch signed instruction displacement



Instruction Format – Register

■ R – type instruction



Field	Description
<i>opcode</i>	6-bit primary operation code
<i>Rd</i>	5-bit specifier for the destination register
<i>Rs</i>	5-bit specifier for the source register
<i>Rt</i>	5-bit specifier for the target (source/destination) register
<i>Sa</i>	5-bit shift amount
<i>Function</i>	6-bit function field used to specify functions within the primary opcode SPECIAL



Instruction Format – Jump

■ J – type instruction



Field	Description
<i>opcode</i>	6-bit primary operation code
<i>Offset</i>	26-bit index shifted left two bits to supply the low-order 28 bits of the jump target address



INSTRUCTION SET

- Grouped By Function
 - Load and store
 - ALU operations
 - Branches and Jumps
 - Floating Point
 - Miscellaneous

Each instruction is 32 bits long



Load and Store

- MIPS processors use a load/store architecture
- Main memory is accessed only through load and store instructions



Load and Store – Examples

- LD load double word

```
LD R1, 28(R8) ;R1 ← MEM[R8 + 28]
```

- LB load Byte

```
LB R1, 28(R8) ;R1 ← ([MEM[R8 + 28]]7)56 ## MEM[R8 + 28]
```

- LBU load Byte unsigned

```
LBU R1, 28(R8) ;R1 ← 056 ## MEM[R8 + 28]
```



Load and Store – Examples

- L.S load FP Single

```
L.S F4, 46(R5) ;F4 ← MEM[R5 + 46] ## 032
```

- L.D load FP Double

```
L.D F4, 46(R5) ;F4 ← MEM[R5 + 46]
```

- SD Store Double

```
SD R1, 28(R8) ;MEM[R8 + 28] ← R1
```



Load and Store – Examples

- **SW** Store Word

SW R1, 28(R8) ;MEM[R8 + 28] \leftarrow_{32} R1 *LSB*

- **SH** Store Half Word

SH R1, 28(R8) ;MEM[R8 + 28] \leftarrow_{16} R1 *LSB*

- **SB** Store byte

SB R1, 28(R8) ;MEM[R8 + 28] \leftarrow_8 R1 *LSB*



Load and Store – Examples

- **S.S** Store FP Single

S.S F4, 28(R8) ;MEM[R8 + 28] \leftarrow_{32} F4_{63..32}

- **S.D** Store FP Double

S.D F4, 28(R8) ;MEM[R8 + 28] \leftarrow F4



ALU operations

- All operations are performed on operands held in processor registers
- Instruction types
 - Immediate and Three-Operand Instructions
 - Two-Operand Instructions
 - Shift Instructions
 - Multiply and Divide Instructions
- 2's complement arithmetic
 - Add
 - Subtract
 - Multiply
 - Divide



ALU – Examples

- DADDU Double Add unsigned

DADDU R1,R2,R3 ;R1 \leftarrow R2 + R3

- DADDUI Double Add Unsigned Immediate

DADDUI R1,R2,#74 ;R1 \leftarrow R2 + 74

- LUI Load Upper Immediate

LUI R1,0x47 ;R1 \leftarrow 0^{63..32} ## 0x47 ## 0^{15..0}

DADDUI R1,R1,0x13 ;R1 \leftarrow R1 + 0x13

 ;R1 \leftarrow 0x4713



ALU – Examples

- DSLL Double Shift left logical

```
DSLL R1,R2,#3      ;R1 ← R2 <<3
```

- SLT Set Less than

```
SLT R1,R2,R3      ;IF (R2 < R3) R1 ← 1  
                  ;ELSE R1 ← 0
```



Branch and Jump

- PC-relative conditional branch
- Absolute (register) unconditional jump
- A set of procedure calls that record a return link address in a general register



Branch and Jump – Examples

- J Unconditional Jump

J name ;PC \leftarrow name

- JAL Jump and Link

JAL name ;R31 \leftarrow PC+4; PC \leftarrow name

- JALR Jump and Link Register

JALR R4 ;R31 \leftarrow PC+4; PC \leftarrow R4



Branch and Jump – Examples

- JR Jump Register

JR R3 ;PC \leftarrow R3

- BEQZ Branch Equal Zero

BEQZ R4,name ;IF (R4 = 0) then PC \leftarrow name

- BNE Branch Not Equal

BNE R3,R4,name ;IF (R3 != R4) then PC \leftarrow name



Miscellaneous

- MOVZ Conditional Move if Zero

MOVZ R1,R2,R3 ;IF (R3 = 0) then R1 \leftarrow R2

- NOP No Operation

NOP ;It means SLL R0, R0, 0




Floating Point

- The FPU instructions include almost the same instructions types:
 - Data Transfer Instructions
 - Arithmetic Instructions
 - Conditional Branch Instructions
 - Miscellaneous Instructions



ASSEMBLER PROGRAMS



Assembler program

- Data Section
 - Variables
 - Constants
- Code Section
 - Program
 - Routines
 - Subroutines



Data Section

```
;***** MIPS64 INITIAL PROGRAM*****
;-----
; Program begin at symbol main      ← Program Title
; requires module INPUT
;-----

.data                               ← Assembler Directives
Prompt: .ascii "An integer value >1:\0"

Vector: .word 1, 2, 3, 4, 5,        ← Constants

Result: .space 4                    ← Variables
```

Code Section

```

.Code
.global main

main:
    addi    r1,r0,Info
    Jal     Input

    movi2fp f10,r1
    cvti2d  f0,f10
    addi    r2,r0,1
    movi2fp f11,r2
    cvti2d  f2,f11
    Movd    f4,f2

Loop:
    led     f0,f4
    bfpt    EndL

    Multd   f2,f2,f0
    subd    f0,f0,f4
    j       Loop

EndL:
    sd      Print,f2
    addi    r14,r0,Print
    trap    5
  
```

■ Assembler Directives

■ Labels

■ Opcode


■ Operators

■ Comments

WinMIPS64 the initial Glance

■ Assembler Directives:

- .data - start of data segment
- .text - start of code segment
- .code - start of code segment (same as .text)
- .org <n> - start address
- .space <n> - leave n empty bytes
- .asciiz <s> - enters zero terminated ascii string
- .ascii <s> - enter ascii string
- .align <n> - align to n-byte boundary



WinMIPS64 the initial Glance

■ Assembler Directives:

- .word <n1>,<n2>.. - enter word(s) of data (64-bits)
- .byte <n1>,<n2>.. - enter bytes
- .word32 <n1>,<n2>.. - enter 32 bit number(s)
- .word16 <n1>,<n2>.. - enter 16 bit number(s)
- .double <n1>,<n2>.. - enter floating-point number(s)

where <n> denotes a number like 24, <s> denotes a string like "fred"

<n1>,<n2>.. denotes numbers seperated by commas.



Load and store

- lb - load byte
- lbu - load byte unsigned
- sb - store byte
- lh - load 16-bit half-word
- lhu - load 16-bit half word unsigned
- sh - store 16-bit half-word
- lw - load 32-bit word
- lwu - load 32-bit word unsigned
- sw - store 32-bit word
- ld - load 64-bit double-word
- sd - store 64-bit double-word
- l.d - load 64-bit floating-point
- s.d - store 64-bit floating-point



ALU operations

- daddi - add immediate
- daddui - add immediate unsigned
- andi - logical and immediate
- ori - logical or immediate
- xori - exclusive or immediate
- lui - load upper half of register
immediate



Branches and Jumps

- j - jump to address
- jr - jump to address in register
- jal - jump and link to address (call subroutine)
- jalr - jump and link to address in register (call subroutine)
- beq - branch if pair of registers are equal
- bne - branch if pair of registers are not equal
- beqz - branch if register is equal to zero
- bnez - branch if register is not equal to zero



Floating Point

- add.d - add floating-point
- sub.d - subtract floating-point
- mul.d - multiply floating-point
- div.d - divide floating-point
- mov.d - move floating-point



Miscellaneous

- movz - move if register equals zero
- movn - move if register not equal to zero
- nop - no operation



A naive example

```
-----  
; Program: 10V_sum.s  
; Sum of 10 integer values  
-----  
        .data  
values: .word 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 ;64-bit integers  
result: .space 8  
  
        .text  
MAIN:   daddui  R1,R0,10 ;R1 ← 10  
        dadd   R2,R0,R0 ;R2 ← 0   POINTER REG  
        dadd   R3,R0,R0 ;R3 ← 0   RESULT REG  
  
LOOP:   ld      R4,values(R2) ;GET A VALUE IN R4  
        dadd   R3,R3,R4 ;R3 ← R3 + R4  
        daddi  R2,R2,8 ;R2 ← R2 + 8   POINTER INCREMENT  
        daddi  R1,R1,-1 ;R1 ← R1 - 1  DECREMENT COUNTER  
        bnez   R1,LOOP  
        nop  
        sd     R3,result(R0) ; Result in R3  
  
        HALT                ;the end
```



References

- MIPS64™ Architecture For Programmers: Introduction to the MIPS64™ Architecture. Vol I, II, III. MIPS Technologies, Inc.
- Computer Architecture: A quantitative approach. Hennessy, Patterson. 4rd Edition. 2006. Ed. Morgan Kaufmann
- [WinMIPS64](http://www.computing.dcu.ie/~mike/winmips64.html), Mike Scott.
<http://www.computing.dcu.ie/~mike/winmips64.html>

Info – Lab

Ln 8:30-10:30

Ln 10:30-12:30

