











SBVS068H-FEBRUARY 2006-REVISED JANUARY 2015

**TPS717** 

# TPS717xx Low-Noise, High-Bandwidth PSRR, Low-Dropout, 150-mA Linear Regulator


#### **Features**

- Input Voltage: +2.5 V to +6.5 V
- Available in Multiple Output Versions:
  - Fixed Output with Voltages from 0.9 V to 5 V
  - Adjustable Output Voltage from 0.9 V to 6.2 V
- Ultra-High PSRR:
  - 70 dB at 1 kHz, 67 dB at 100 kHz, and 45 dB at 1 MHz
- **Excellent Load and Line Transient Response**
- Very Low Dropout: 170 mV typical at 150 mA
- Low Noise: 30  $\mu$ V<sub>RMS</sub> typical (100 Hz to 100 kHz)
- Small 5-pin SC-70, 2-mm x 2-mm WSON-6, and 1.5-mm × 1.5-mm WSON-6 Packages

# **Applications**

- Camera Sensor Power
- Mobile Phone Handsets
- PDAs and Smartphones
- Wireless LAN, Bluetooth®

#### **Typical Application Circuit for Fixed-Voltage** Versions



# 3 Description


The TPS717xx family of low-dropout (LDO), lowpower linear regulators offers very high power-supply rejection (PSRR) while maintaining very low 45-µA ground current in an ultra-small, five-pin SOT package. The family uses an advanced BiCMOS process and a PMOSFET pass device to achieve fast start-up, very low noise, excellent transient response, and excellent PSRR performance. The TPS717xx is stable with a 1-µF ceramic output capacitor and uses a precision voltage reference and feedback loop to achieve a worst-case accuracy of 3% over all load, line, process, and temperature variations. The device family is fully specified from  $T_J = -40$ °C to 125°C and is offered in a small SOT (SC70-5) package, a 2-mm × 2-mm WSON-6 package with a thermal pad, and a 1.5-mm × 1.5-mm WSON-6 package, which are ideal for small form factor portable equipment (such as wireless handsets and PDAs).

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	SC70 (5)	2.00 mm × 1.25 mm	
TPS717xx	WSON (6)	2.00 mm × 2.00 mm	
	WSON (6)	1.50 mm × 1.50 mm	

(1) For all available package and voltage options, see the orderable addendum at the end of the datasheet.

# **PSRR vs Frequency**



Power-Supply Rejection Ratio  $(V_{IN} - V_{OUT} = 1 V)$ 



# **Table of Contents**

1	Features 1	8	Application and Implementation	15
2	Applications 1		8.1 Application Information	15
3	Description 1		8.2 Typical Applications	16
4	Revision History2		8.3 Do's and Don'ts	18
5	Pin Configuration and Functions	9	Power Supply Recommendations	18
6	Specifications	10	Layout	19
Ū	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	19
	6.2 ESD Ratings		10.2 Layout Example	19
	6.3 Recommended Operating Conditions		10.3 Power Dissipation	20
	6.4 Thermal Information	11	Device and Documentation Support	<mark>22</mark>
	6.5 Electrical Characteristics		11.1 Device Support	
	6.6 Typical Characteristics		11.2 Documentation Support	<mark>22</mark>
7	Detailed Description 11		11.3 Trademarks	22
•	7.1 Overview		11.4 Electrostatic Discharge Caution	<mark>22</mark>
	7.2 Functional Block Diagrams		11.5 Glossary	22
	7.3 Feature Description 12	12	Mechanical, Packaging, and Orderable	20
	7.4 Device Functional Modes		Information	22


# 4 Revision History

Cł	nanges from Revision G (April 2009) to Revision H	Page
•	Changed pin descriptions throughout Pin Functions table	3
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed load regulation typical specification from 120 µV to 70 µV to better reflect device performance	<del>5</del>
•	Changed condition for C <sub>NR</sub> = none for V <sub>n</sub> parameter	5
•	Changed Figure 1, Figure 2, Figure 3, and Figure 4: removed legend, added call-outs for clarity	6
•	Changed titles of Figure 15, Figure 17, and Figure 25	7
•	Corrected input and output symbols in operational amplifiers in Functional Block Diagrams	11
•	Changed Undervoltage Lockout (UVLO) section text: reworded for clarity	13
•	Deleted Reverse Current Protection section	15
Cł	nanges from Revision F (February 2009) to Revision G	Page
	Changed min and may specs for Output accuracy V> 1.0V	F

Submit Documentation Feedback



# 5 Pin Configuration and Functions




DRV Package 2-mm × 2-mm WSON (Top View)



(1) N/C = No connection

DSE Package 1.5-mm × 1.5-mm WSON (Top View)



## **Pin Functions**

		PIN		I/O DESCRIPTION	
NAME	DCK	DRV	DSE	1/0	DESCRIPTION
EN	3	4	4	I	Driving the enable pin (EN) above $V_{\text{EN(high)}}$ turns on the regulator. Driving this pin below $V_{\text{EN(low)}}$ puts the regulator into standby mode, thereby disabling the output and reducing operating current.
FB	4	2	3	I	Adjustable voltage version only. The voltage at this pin is fed to the error amplifier. A resistor divider from OUT to FB sets the output voltage when in regulation.
GND	2	3	2	_	Ground
IN	1	6	6	1	Input to the device. A 0.1-µF to 1-µF capacitor is recommended for better performance.
N/C	_	5	5	_	Not connected. This pin can be tied to ground to improve thermal dissipation.
NR	4	2	3	_	Fixed voltage versions only. The noise reduction capacitor filters the noise generated by the internal band gap, thus lowering output noise.
OUT	5	1	1	0	This pin is the regulated output voltage. A minimum capacitance of 1 $\mu$ F is required for stability from this pin to ground.



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted), all voltages are with respect to GND<sup>(1)</sup>

		MIN	MAX	UNIT
	V <sub>IN</sub>	-0.3	7	V
	$V_{FB}$	-0.3	3.6	V
Voltage	V <sub>NR</sub>	-0.3	3.6	V
	V <sub>EN</sub>	-0.3	$V_{IN} + 0.3 V^{(2)}$	V
	V <sub>OUT</sub>	-0.3	7	V
Current	I <sub>OUT</sub>	Internal	ly limited	Α
Continuous total power dissipation	P <sub>DISS</sub>	See Therma	See Thermal Information	
Operating junction temperature	T <sub>J</sub>	-55	150	ů
Storage temperature	T <sub>stg</sub>	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)  $V_{EN}$  absolute maximum rating is  $V_{IN}$  + 0.3 V or 7 V, whichever is greater.

# 6.2 ESD Ratings

			VALUE	UNIT
.,	Floatrootetia diaaharra	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	.,
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	2.5		6.5	V
V <sub>OUT</sub>	Output voltage	0.9		5	V
I <sub>OUT</sub>	Output current	0		150	mA
V <sub>EN</sub>	Enable voltage	0		$V_{IN}$	V
C <sub>OUT</sub>	Output capacitor	1		100	μF
T <sub>J</sub>	Junction temperature	-40		125	°C

# 6.4 Thermal Information

			TPS717xx		
	THERMAL METRIC <sup>(1)</sup>	DCK	DRV	DSE	UNIT
		5 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	279.2	71.1	190.5	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	57.5	96.5	94.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	74.1	40.5	149.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.8	2.7	6.4	*C/VV
ΨЈВ	Junction-to-board characterization parameter	73.1	40.9	152.8	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	10.7	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics

Over operating temperature range (T<sub>J</sub> =  $-40^{\circ}$ C to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.5 V, whichever is greater;  $I_{OUT} = 0.5$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1.0$   $\mu$ F,  $C_{NR} = 0.01$   $\mu$ F, unless otherwise noted. For TPS71701,  $V_{OUT} = 2.8$  V. Typical values are at  $T_1 = 25$ °C.

	PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range <sup>(1)</sup>				2.5		6.5	V
V <sub>FB</sub>	Internal reference (TPS	S71701)			0.790	0.800	0.810	V
.,	<b>2</b>	(TPS717xx)			0.9		5.0	V
V <sub>OUT</sub>	Output voltage range (TPS71701)				0.9		6.5 – V <sub>DO</sub>	V
	Output accuracy	Nominal	T <sub>J</sub> = 25°C			±2.5		mV
V <sub>OUT</sub>	Output accuracy (V <sub>OUT</sub> < 1.0 V)	Over V <sub>IN</sub> , I <sub>OUT</sub> , Temp <sup>(2)</sup>	$V_{OUT} + 0.5 \text{ V} \le V_{II}$ 0 mA $\le I_{OUT} \le 150$		-30		+30	mV
V001	Output accuracy (V <sub>OUT</sub> ≥ 1.0 V)	Over V <sub>IN</sub> , I <sub>OUT</sub> , Temp <sup>(2)</sup>	$V_{OUT} + 0.5 \text{ V} \le V_{II}$ 0 mA $\le I_{OUT} \le 150$		-3.0%		+3.0%	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation (1)		$V_{OUT(nom)} + 0.5 V$ $I_{OUT} = 5 \text{ mA}$	≤ V <sub>IN</sub> ≤ 6.5 V,		125		μV/V
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation		0 mA ≤ I <sub>OUT</sub> ≤ 150	) mA		70		μV/mA
$V_{DO}$	Dropout voltage <sup>(3)</sup> (V <sub>IN</sub> = V <sub>OUT(nom)</sub> - 0.1 V	<b>'</b> )	I <sub>OUT</sub> = 150 mA			170	300	mV
I <sub>LIM</sub> (fixed)	Output current limit (fix	ed output)	$V_{OUT} = 0.9 \times V_{OUT}$	Γ(nom)	200	325	575	mA
I <sub>LIM</sub> (adjustable)	Output current limit (TF	PS71701)	$V_{OUT} = 0.9 \times V_{OUT}$	Γ(nom)	200	325	575	mA
1	Cround nin ourrent		$I_{OUT} = 0.1 \text{ mA}$			45	80	μΑ
I <sub>GND</sub>	Ground pin current		$I_{OUT} = 150 \text{ mA}$			100		μΑ
	Shutdown current (I <sub>GND</sub> )		V <sub>EN</sub> ≤ 0.4 V,	2.5 V ≤ V <sub>IN</sub> < 4.5 V		0.20	1.5	μA
I <sub>SHDN</sub>			$T_J = -40^{\circ}\text{C}$ to 85°C	$4.5 \text{ V} \le \text{V}_{\text{IN}} \le 6.5 \text{ V}$		0.90		μA
I <sub>FB</sub>	Feedback pin current (	TPS71701)				0.02	1.0	μA
	,			f = 100 Hz		70		dB
			V 28V	f = 1 kHz		70		dB
PSRR	Power-supply rejection ratio		$V_{IN} = 3.8 \text{ V},$ $V_{OUT} = 2.8 \text{ V},$ $I_{OUT} = 150 \text{ mA}$	f = 10 kHz		67		dB
				f = 100 kHz		67		dB
				f = 1 MHz		45		dB
			BW = 100 Hz to	C <sub>NR</sub> = none		95 × V <sub>OUT</sub>		μV <sub>RMS</sub>
			100 kHz,	C <sub>NR</sub> = 0.001 μF		25 × V <sub>OUT</sub>		μV <sub>RMS</sub>
$V_n$	Output noise voltage		$V_{IN} = 3.8 \text{ V},$ $V_{OUT} = 2.8 \text{ V},$	C <sub>NR</sub> = 0.01 µF		12.5 × V <sub>OUT</sub>		μV <sub>RMS</sub>
			$I_{OUT} = 10 \text{ mA}$	C <sub>NR</sub> = 0.1 μF		11.5 × V <sub>OUT</sub>		μV <sub>RMS</sub>
			$V_{OUT} = 90\%$ $V_{OUT(nom)}$	$0.9 \text{ V} \le \text{V}_{\text{OUT}} \le 1.6 \text{V}, \text{ C}_{\text{NR}}$ = 0.001 \( \mu \text{F} \)		0.700		ms
t <sub>STR</sub>	Startup time		$R_L = 19 \Omega,$ $C_{OUT} = 1 \mu F$	1.6 V < V <sub>OUT</sub> < V <sub>MAX</sub> , C <sub>NR</sub> = 0.01 μF		0.160		ms
V	Enable high (enabled)		V <sub>IN</sub> ≤ 5.5 V		1.2		6.5 <sup>(4)</sup>	V
V <sub>EN(high)</sub>	Lilable High (ellableu)		$5.5 \text{ V} < \text{V}_{\text{IN}} \le 6.5 \text{ V}$	V	1.25		6.5	V
$V_{\text{EN(low)}}$	Enable low (shutdown)	ı			0		0.4	V
I <sub>EN(high)</sub>	Enable pin current, ena	abled	EN = 6.5 V			0.02	1.0	μΑ
UVLO	Undervoltage lockout		V <sub>IN</sub> rising		2.41	2.45	2.49	V
	Hysteresis		V <sub>IN</sub> falling			150		mV
т	Thormal abutdance to	un orați iro	Shutdown, tempe	rature increasing		160		°C
T <sub>sd</sub>	mermai snutdown tem	nermal shutdown temperature		re decreasing		140		°C
$T_J$	Operating junction tem	perature			-40		125	°C

<sup>(1)</sup> Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 2.5 V, whichever is greater.

Submit Documentation Feedback


Does not include external resistor tolerances.

<sup>(3)</sup>  $V_{DO}$  is not measured for devices with  $V_{OUT(nom)}$  < 2.6 V because the minimum  $V_{IN}$  is 2.5 V. (4) Maximum  $V_{EN(high)} = V_{IN} + 0.3$  or 6.5 V, whichever is smaller.



# 6.6 Typical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.5 V, whichever is greater;  $I_{OUT} = 0.5$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$   $\mu$ F,  $C_{NR} = 0.01$   $\mu$ F, unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT} = 2.8$  V. Typical values are at  $T_A = 25^{\circ}C$ .




Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.5 V, whichever is greater;  $I_{OUT} = 0.5$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$   $\mu$ F,  $C_{NR} = 0.01$   $\mu$ F, unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT} = 2.8$  V. Typical values are at  $T_A = 25^{\circ}C$ .




Submit Documentation Feedback

Figure 12. Current Limit vs Input Voltage

Figure 11. Ground Pin Current vs Temperature (Disabled)




Over operating temperature range ( $T_J$  =  $-40^{\circ}$ C to 125°C),  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 V or 2.5 V, whichever is greater;  $I_{OUT}$  = 0.5 mA,  $V_{EN}$  =  $V_{IN}$ ,  $C_{OUT}$  = 1  $\mu$ F,  $C_{NR}$  = 0.01  $\mu$ F, unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT}$  = 2.8 V. Typical values are at  $T_A$  = 25°C.



80 10mA 70 60 50 PSRR (dB) 40 30 20 10  $C_{OUT} = 1\mu F$  $C_{NR} = 10nF$ 0 10 100 10k 100k 1M 10M 1k Frequency (Hz)

Figure 13. Power-Supply Ripple Rejection vs Frequency  $(V_{IN} - V_{OUT} = 1 V)$ 

Figure 14. Power-Supply Ripple Rejection vs Frequency  $(V_{IN} - V_{OUT} = 0.5 \text{ V})$ 







Figure 15. Power-Supply Ripple Rejection vs Frequency in Dropout Conditions ( $V_{IN} - V_{OUT} = 0.25 \text{ V}$ )

Figure 16. Power-Supply Ripple Rejection vs Frequency  $(V_{IN} - V_{OUT} = 1 V)$ 







Figure 17. Power-Supply Ripple Rejection vs Frequency in Dropout Conditions ( $V_{IN} - V_{OUT} = 0.25 \text{ V}$ )

Figure 18. Power-Supply Ripple Rejection vs Frequency  $(V_{IN} - V_{OUT} = 1 V)$ 

Submit Documentation Feedback



Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.5 V, whichever is greater;  $I_{OUT} = 0.5$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$   $\mu$ F,  $C_{NR} = 0.01$   $\mu$ F, unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT} = 2.8$  V. Typical values are at  $T_A = 25$ °C.







Figure 20. Power-Supply Ripple Rejection vs (V<sub>IN</sub> - V<sub>OUT</sub>)







Figure 21. Power-Supply Ripple Rejection vs (V<sub>IN</sub> - V<sub>OUT</sub>)

Figure 22. Output Spectral Noise Density vs **Output Current** 






Figure 23. Output Spectral Noise Density vs **Output Capacitance** 


Figure 24. Output Spectral Noise Density vs **Noise Reduction** 


Copyright © 2006-2015, Texas Instruments Incorporated


Submit Documentation Feedback




Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$  or 2.5 V, whichever is greater;  $I_{OUT} = 0.5 \text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \text{ }\mu\text{F}$ ,  $C_{NR} = 0.01 \text{ }\mu\text{F}$ , unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT} = 2.8 \text{ V}$ . Typical values are at  $T_A = 25^{\circ}\text{C}$ .















Figure 28. Load Transient Response






Figure 29. Turn-On Response

Figure 30. Power-Up and Power-Down



# 7 Detailed Description

#### 7.1 Overview

The TPS717xx family of low-dropout (LDO) regulators combines the high performance required by many RF and precision analog applications with ultra-low current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection with very low headroom ( $V_{\text{IN}} - V_{\text{OUT}}$ ). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR. A quick-start circuit fast-charges this capacitor at startup. The combination of high performance and low ground current also make the TPS717xx family of devices an excellent choice for battery-powered applications. All versions have thermal and overcurrent protection.

# 7.2 Functional Block Diagrams




Figure 31. Fixed Voltage Versions

# **Functional Block Diagrams (continued)**




Figure 32. Adjustable Voltage Version

# 7.3 Feature Description

#### 7.3.1 Internal Current Limit

The TPS717xx internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, do not operate the device in a current-limit state for extended periods of time.

The PMOS pass element in the TPS717xx has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

#### 7.3.2 Shutdown

The enable pin (EN) is active high and compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

#### 7.3.3 Startup and Noise Reduction Capacitor

Fixed voltage versions of the TPS717xx use a quick-start circuit to fast-charge the noise reduction capacitor,  $C_{NR}$ , if present (see Figure 31). This circuit allows the combination of very low output noise and fast start-up times. The NR pin is high impedance, so a low-leakage  $C_{NR}$  capacitor must be used; most ceramic capacitors are appropriate in this configuration.

Note that for fastest startup, apply  $V_{IN}$  first, then the enable pin (EN) driven high. If EN is tied to IN, startup is somewhat slower. Refer to Figure 29 in *Typical Characteristics*. The quick-start switch is closed for approximately 135  $\mu$ s. To ensure that  $C_{NR}$  is fully charged during the quick-start time, use a 0.01- $\mu$ F or smaller capacitor.

Submit Documentation Feedback



# Feature Description (continued)

For output voltages below 1.6 V, a voltage divider on the band-gap reference voltage is employed to optimize output regulation performance for lower output voltages. This configuration results in an additional resistor in the quick-start path and combined with the noise reduction capacitor (C<sub>NR</sub>) results in slower start-up times for output voltages below 1.6 V.

Equation 1 approximates the start-up time as a function of C<sub>NR</sub> for output voltages below 1.6 V:

$$t_{START} = 160\mu s + (540 \frac{\mu s}{nF} \times C_{NR} nF)\mu s \tag{1}$$

# 7.3.4 Undervoltage Lockout (UVLO)

The TPS717xx uses an undervoltage lockout circuit to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a limited glitch immunity so undershoot transients are typically ignored on the input if these transients are less than 5 µs in duration.

#### 7.3.5 Minimum Load

The TPS717xx is stable with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS717xx employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

#### 7.3.6 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 35°C above the maximum expected ambient condition of a particular application. This configuration produces a worstcase junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS717xx is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS717xx into thermal shutdown degrades device reliability.

#### 7.4 Device Functional Modes

## 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO rising voltage and has not decreased below the UVLO falling threshold.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

Copyright © 2006-2015, Texas Instruments Incorporated



# **Device Functional Modes (continued)**

# 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

#### 7.4.3 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO falling voltage, or has not yet exceeded the UVLO rising threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison** 

		-					
ODERATING MODE	PARAMETER						
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	TJ			
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > UVLO$	$V_{EN} > V_{EN(high)}$	I <sub>OUT</sub> < I <sub>LIM</sub>	T <sub>J</sub> < 125°C			
Dropout mode	$UVLO < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	_	T <sub>J</sub> < 125°C			
Disabled mode (any true condition disables the device)	V <sub>IN</sub> < UVLO - V <sub>hys</sub>	$V_{EN} < V_{EN(low)}$	_	T <sub>J</sub> > 165°C			

Copyright © 2006–2015, Texas Instruments Incorporated

Product Folder Links: TPS717



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The TPS717xx belongs to a family of new generation LDO regulators that use innovative circuitry to achieve ultra-wide bandwidth and high loop gain, resulting in extremely high PSRR at very low headroom ( $V_{IN} - V_{OUT}$ ). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR while a quick-start circuit fast-charges this capacitor. These features, combined with low noise, enable, low ground pin current, and ultra-small packaging, make this part ideal for automotive applications. This family of regulators offers sub-band-gap output voltages, current limit, and thermal protection, and is fully specified from  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### 8.1.1 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot or undershoot magnitude but increases duration of the transient. The TPS717xx has an ultra-wide loop bandwidth that allows it to respond quickly to load transient events. As with any regulator, the loop bandwidth is finite and the initial transient voltage peak is controlled by the sizing of the output capacitor. Typically, larger output capacitors reduce the peak while also reducing the bandwidth of the LDO, slowing the response time.

#### 8.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1-µF or larger low equivalent series resistance (ESR) capacitor from IN to GND near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1-µF input capacitor may be necessary to ensure stability.

The TPS717xx is designed to be stable with ceramic output capacitors of values 1  $\mu$ F or larger. The X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. The maximum ESR of the output capacitor must be less than 1  $\Omega$ .

#### 8.1.3 Dropout Voltage

The TPS717xx uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{DSon}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device functions as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded when  $(V_{IN} - V_{OUT})$  approaches dropout. This effect is illustrated in Figure 15 through Figure 17 in *Typical Characteristics*.



# **Application Information (continued)**

#### 8.1.4 Output Noise

In most LDOs, the band gap is the dominant noise source. If a noise reduction capacitor ( $C_{NR}$ ) is used with the TPS717xx, the band gap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01- $\mu$ F (minimum) noise reduction capacitor; for the adjustable version, smaller value resistors in the output resistor divider reduce noise. A parallel combination that gives 2.5  $\mu$ A of divider current has the same noise performance as a fixed voltage version.


Equation 2 approximates the total noise referred to the feedback point (FB pin) when  $C_{NR} = 0.01 \mu F$ :

$$V_{N} = 11.5 \frac{\mu V_{RMS}}{V} \times V_{OUT}$$
 (2)

## 8.2 Typical Applications

#### 8.2.1 Application for Fixed Voltage Versions and Adjustable Voltage Version

Figure 33 shows the basic circuit connections for the fixed voltage options. Figure 34 gives the connections for the adjustable output version (TPS71701). **Note that the NR pin is not available on the adjustable version**.



Optional 1- $\mu$ F input capacitor. May improve source impedance, noise or PSRR.  $V_{IN} \bigcirc \qquad \qquad IN \qquad OUT \qquad \qquad V_{OUT}$   $EN \qquad GND \qquad FB \qquad \qquad R_1 \qquad 1 \qquad \mu F$   $Ceramic \qquad \qquad V_{EN} \qquad \qquad Ceramic \qquad Cer$ 

Figure 33. Typical Application Circuit (Fixed Voltage Versions)

Figure 34. Typical Application Circuit (Adjustable Voltage Version)

#### 8.2.1.1 Design Requirements

Table 2 summarizes the design requirements for Figure 36.

**Table 2. Design Parameters** 

PARAMETER	DESIGN REQUIREMENT
Input voltage	3.3 V, ±10%
Output voltage	2.8 V, ±5%
Output current	100 mA typical, 150 mA peak
Output voltage transient deviation	5%
Maximum ambient temperature	85°C

## 8.2.1.2 Detailed Design Procedure

For the adjustable version (TPS71701), the NR pin is replaced with a feedback (FB) pin. The voltage on this pin sets the output voltage and is determined by the values of  $R_1$  and  $R_2$ . The values of  $R_1$  and  $R_2$  can be calculated for any voltage using the formula given in Equation 3:

$$R1 = R2*(Vout / Vref - 1)$$
(3)

The value of  $R_2$  directly impacts the operation of the device and must be chosen in the range of approximately 160 k $\Omega$  to 320 k $\Omega$ . Sample resistor values for common output voltages are shown in Table 3.



Table 3.	Sample	1%	Resistor	<b>Values</b>	for	Common
			tout Volta			

V <sub>OUT</sub>	R <sub>1</sub>	R <sub>2</sub>
1	80.6 kΩ	324 kΩ
1.2	162 kΩ	324 kΩ
1.5	294 kΩ	332 kΩ
1.8	402 kΩ	324 kΩ
2.5	665 kΩ	316 kΩ
3.3	1.02 ΜΩ	324 kΩ
5	1.74 ΜΩ	332 kΩ

## 8.2.1.3 Application Curve




Figure 35. Load Transient Response

#### 8.2.2 Powering a PLL Integrated on an SOC

Figure 36 shows the TPS71701 powering a phase-locked loop (PLL) that is integrated into a system-on-a-chip (SOC).




Figure 36. Typical Application Circuit: PLL on an SOC

Use the input and output capacitors to ensure the voltage transient requirements. A 1-µF input and 1-µF output capacitor are selected to maximize the capacitance and minimize capacitor size.

 $R_2$  is chosen to be 158 k $\Omega$  for optimal noise and PSRR, and by Equation 4,  $R_1$  is selected to be 402 k $\Omega$ . Both  $R_1$ and R<sub>2</sub> must be 1% tolerance resistors to meet the dc accuracy specification over line, load, and temperature.

Copyright © 2006-2015, Texas Instruments Incorporated



#### 8.3 Do's and Don'ts

Do place at least one 1-µF ceramic capacitor as close as possible in the range of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Do not place any components in the feedback loop except for the output capacitor and feedback resistors.

Do not exceed the device absolute maximum ratings.

Do not float the enable (EN) pin.

# 9 Power Supply Recommendations

The TPS717xx is designed to operate from an input voltage between 2.5 V and 6.5 V. The input supply must provide adequate headroom for the device to operate in a normal mode of operation.

Connect a low output impedance power supply directly to the IN pin of the TPS717xx. Inductive impedances between the input supply and the IN pin can create significant voltage excursions at the IN pin during startup or load transient events. If inductive impedances are unavoidable, use an input capacitor. To increase the overall PSRR of the power solution, use a pi-filter before the input of the LDO or after the FB network of the LDO.

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



# 10 Layout


## 10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to the GND pin as possible, connected by wide, component-side, copper surface area. The use of vias and long traces to create LDO component connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the printed circuit board (PCB) itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shields the LDO from noise, and functions similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

#### 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.

# 10.2 Layout Example




 Circles within thermal pad area indicate vias to other layers on the board, for electrical connections or thermal conduction.

Figure 37. Fixed Voltage Layout

Submit Documentation Feedback

# TEXAS INSTRUMENTS

# Layout Example (continued)



(1) Circles within thermal pad area indicate vias to other layers on the board, for electrical connections or thermal conduction.

Figure 38. Adjustable Voltage Layout

# 10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in *Thermal Information*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ), as shown in Equation 4:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)

A better method of estimating the thermal measure comes from using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , shown in *Thermal Information*. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than  $R_{BJA}$ . The junction temperature can be estimated with Equation 5.

$$\Psi_{JT}$$
:  $T_J = T_T + \Psi_{JT} \cdot P_D$   
 $\Psi_{JB}$ :  $T_J = T_B + \Psi_{JB} \cdot P_D$ 

where

- P<sub>D</sub> is the power dissipation shown by Equation 4,
- T<sub>T</sub> is the temperature at the center-top of the IC package,
- T<sub>B</sub> is the PCB temperature measured 1 mm away from the IC package *on the PCB surface*.

(5)



# **Power Dissipation (continued)**

# **NOTE**

Both  $T_{\rm T}$  and  $T_{\rm B}$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com.



# 11 Device and Documentation Support

# 11.1 Device Support

## 11.1.1 Development Support

#### 11.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS717. The TPS717xxEVM-134 evaluation module (and related user's guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

#### 11.1.2 Device Nomenclature

Table 4. Device Nomenclature (1)

PRODUCT	V <sub>OUT</sub>
TPS717xx(x)yyyz	<ul> <li>xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). An 01 denotes an adjustable voltage version.</li> <li>yyy is the package designator.</li> <li>z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</li> </ul>

For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

# 11.2 Documentation Support

#### 11.2.1 Related Documentation

TPS717xxEVM-134 Evaluation Module User's Guide, SLVU148

#### 11.3 Trademarks

Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





12-Feb-2015

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71701DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMT	Samples
TPS71701DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ВМТ	Samples
TPS71701DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ВМТ	Samples
TPS71701DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ВМТ	Samples
TPS71709DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	Samples
TPS71709DSERG4	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	Samples
TPS71709DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	Samples
TPS71709DSETG4	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	Samples
TPS71710DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71710DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71710DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71710DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71710DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71710DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71710DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	Samples
TPS71711DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	Samples
TPS71711DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	Samples





12-Feb-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71711DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	Samples
TPS71711DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	Samples
TPS71712DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	Samples
TPS71712DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	Samples
TPS71712DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	Samples
TPS71712DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	Samples
TPS71713DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMW	Samples
TPS71713DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMW	Samples
TPS71713DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMW	Samples
TPS71715DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAA	Samples
TPS71715DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAA	Samples
TPS71715DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAA	Samples
TPS717185DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	КВ	Samples
TPS717185DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	КВ	Samples
TPS71718DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	Samples
TPS71718DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	Samples
TPS71718DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	Samples
TPS71718DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	Samples





12-Feb-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71718DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	G6	Samples
TPS71718DSERG4	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	G6	Sample
TPS71718DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	G6	Sample
TPS71719DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	Sample
TPS71719DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	Samples
TPS71719DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	Samples
TPS71719DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	Samples
TPS71721DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NXL	Samples
TPS71721DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NXL	Samples
TPS71725DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAF	Samples
TPS71725DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAF	Samples
TPS71725DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAF	Samples
TPS71726DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRK	Samples
TPS71726DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRK	Samples
TPS71726DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRK	Samples
TPS71727DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BSC	Samples
TPS71727DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BSC	Samples
TPS71727DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BSC	Samples



12-Feb-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71727DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	KU	Samples
TPS71727DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	KU	Samples
TPS717285DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRJ	Samples
TPS717285DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRJ	Samples
TPS71728DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	Samples
TPS71728DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	Samples
TPS71728DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	Samples
TPS71728DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	Samples
TPS71728DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	Samples
TPS71728DSERG4	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	Samples
TPS71728DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	Samples
TPS71728DSETG4	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	Samples
TPS71729DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJR	Samples
TPS71729DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJR	Samples
TPS71730DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	Samples
TPS71730DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	Samples
TPS71730DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	Samples
TPS71730DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	Samples





12-Feb-2015

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS71733DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DRVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	Samples
TPS71733DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FV	Samples
TPS71733DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FV	Samples
TPS71745DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GL	Samples
TPS71745DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GL	Samples
TPS71750DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	PD	Samples
TPS71750DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	PD	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



# PACKAGE OPTION ADDENDUM

12-Feb-2015

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS717:

Automotive: TPS717-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 24-Nov-2014

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71701DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71701DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71709DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71709DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71710DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71710DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71710DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71710DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71710DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71710DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71711DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71711DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71711DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71711DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71712DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71712DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71712DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71712DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71713DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71713DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71713DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71713DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71715DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71715DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71715DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71715DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS717185DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS717185DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71718DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71718DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71718DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71718DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71718DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71718DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71719DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71719DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71719DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71719DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71721DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71721DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71721DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71721DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71725DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71725DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71725DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71725DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71726DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71726DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71726DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71726DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71727DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71727DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71727DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71727DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71727DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71727DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS717285DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS717285DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS717285DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS717285DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71728DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71728DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71728DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71728DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71728DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71728DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71729DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71729DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71729DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71730DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71730DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71730DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71730DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71733DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71733DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71733DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71733DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71733DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71733DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71733DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71733DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71745DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS71745DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71745DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71745DSET	WSON	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS71750DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71750DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71701DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71701DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71709DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71709DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71710DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71710DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71710DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71710DCKT	SC70	DCK	5	250	340.0	340.0	38.0
TPS71710DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS71710DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS71711DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71711DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71711DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71711DCKT	SC70	DCK	5	250	340.0	340.0	38.0
TPS71712DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71712DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71712DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71712DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71713DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71713DCKR	SC70	DCK	5	3000	203.0	203.0	35.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71713DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71713DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71715DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71715DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71715DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71715DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS717185DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS717185DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71718DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71718DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71718DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71718DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71718DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71718DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71719DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71719DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71719DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71719DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71721DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71721DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71721DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71721DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71725DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71725DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71725DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71725DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71726DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71726DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71726DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71726DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71727DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71727DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71727DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71727DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71727DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71727DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS717285DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS717285DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS717285DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS717285DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71728DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71728DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71728DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71728DCKT	SC70	DCK	5	250	180.0	180.0	18.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71728DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71728DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71729DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71729DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71729DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71730DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71730DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71730DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71730DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71733DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71733DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71733DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71733DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71733DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS71733DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS71733DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71733DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71745DSER	WSON	DSE	6	3000	210.0	185.0	35.0
TPS71745DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71745DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71745DSET	WSON	DSE	6	250	210.0	185.0	35.0
TPS71750DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71750DSET	WSON	DSE	6	250	203.0	203.0	35.0

# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRV (S—PWSON—N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



# DRV (S-PWSON-N6)


# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

# DRV (S-PWSON-N6)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. This package is lead-free.



# DSE (S-PWSON-N6)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Texas Instruments:

TPS71701DCKR TPS71701DCKT TPS71718DCKR TPS71718DCKR TPS71726DCKR TPS71726DCKT
TPS71727DCKR TPS71727DCKT TPS71728DCKR TPS71728DCKR TPS717285DCKR TPS717285DCKT
TPS71730DCKR TPS71730DCKT TPS71733DCKR TPS71733DCKR TPS71715DCKR TPS71715DCKT
TPS71713DCKTG4 TPS71709DSER TPS71709DSET TPS71712DCKRG4 TPS71712DCKTG4 TPS71728DSETG4
TPS71728DSER TPS71728DSET TPS71729DCKR TPS71729DCKT TPS71733DSER TPS71733DSET
TPS71711DCKR TPS71711DCKT TPS71727DSER TPS71727DSET TPS71711DCKRG4 TPS71711DCKTG4
TPS71710DRVRG4 TPS71719DCKR TPS71719DCKT TPS71710DRVR TPS71710DRVT TPS71728DSERG4
TPS71750DSER TPS71750DSET TPS71713DCKR TPS71713DCKR TPS71710DCKR TPS71710DCKR TPS71710DCKT
TPS71710DCKTG4 TPS71710DCKRG4 TPS71725DCKRG4 TPS71725DCKR TPS71715DCKTG4
TPS71718DCKRG4 TPS71718DCKTG4 TPS71730DCKTG4 TPS71727DCKTG4 TPS71728DCKRG4
TPS71733DRVR TPS71733DRVRG4 TPS71733DRVT TPS71733DRVTG4 TPS71712DCKR TPS71712DCKT
TPS717109DSERG4 TPS71730DCKRG4 TPS71733DRVTG4 TPS71718DSER TPS71718DSET TPS71719DCKRG4
TPS71719DCKTG4 TPS71730DCKRG4 TPS71733DRVTG4 TPS71733DCKTG4
TPS71733DRVR TPS71733DRVRG4 TPS71733DRVTG4 TPS71718DSER TPS71718DSER TPS71718DSET TPS71718DSER TPS71718DSER