



## TPS717xx Low-Noise, High-Bandwidth PSRR, Low-Dropout, 150-mA Linear Regulator

### 1 Features

- Input Voltage: +2.5 V to +6.5 V
- Available in Multiple Output Versions:
  - Fixed Output with Voltages from 0.9 V to 5 V
  - Adjustable Output Voltage from 0.9 V to 6.2 V
- Ultra-High PSRR:
  - 70 dB at 1 kHz, 67 dB at 100 kHz, and 45 dB at 1 MHz
- Excellent Load and Line Transient Response
- Very Low Dropout: 170 mV typical at 150 mA
- Low Noise: 30  $\mu\text{V}_{\text{RMS}}$  typical (100 Hz to 100 kHz)
- Small 5-pin SC-70, 2-mm  $\times$  2-mm WSON-6, and 1.5-mm  $\times$  1.5-mm WSON-6 Packages

### 2 Applications

- Camera Sensor Power
- Mobile Phone Handsets
- PDAs and Smartphones
- Wireless LAN, Bluetooth®

### 3 Description


The TPS717xx family of low-dropout (LDO), low-power linear regulators offers very high power-supply rejection (PSRR) while maintaining very low 45- $\mu\text{A}$  ground current in an ultra-small, five-pin SOT package. The family uses an advanced BiCMOS process and a PMOSFET pass device to achieve fast start-up, very low noise, excellent transient response, and excellent PSRR performance. The TPS717xx is stable with a 1- $\mu\text{F}$  ceramic output capacitor and uses a precision voltage reference and feedback loop to achieve a worst-case accuracy of 3% over all load, line, process, and temperature variations. The device family is fully specified from  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$  and is offered in a small SOT (SC70-5) package, a 2-mm  $\times$  2-mm WSON-6 package with a thermal pad, and a 1.5-mm  $\times$  1.5-mm WSON-6 package, which are ideal for small form factor portable equipment (such as wireless handsets and PDAs).

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS717xx	SC70 (5)	2.00 mm $\times$ 1.25 mm
	WSON (6)	2.00 mm $\times$ 2.00 mm
	WSON (6)	1.50 mm $\times$ 1.50 mm

(1) For all available package and voltage options, see the orderable addendum at the end of the datasheet.

#### Typical Application Circuit for Fixed-Voltage Versions



#### PSRR vs Frequency



Power-Supply Rejection Ratio ( $V_{IN} - V_{OUT} = 1 \text{ V}$ )



## Table of Contents



<b>1 Features</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>15</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Application Information.....	15
<b>3 Description</b> .....	<b>1</b>	8.2 Typical Applications .....	16
<b>4 Revision History</b> .....	<b>2</b>	8.3 Do's and Don'ts .....	18
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Power Supply Recommendations</b> .....	<b>18</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Layout</b> .....	<b>19</b>
6.1 Absolute Maximum Ratings .....	4	10.1 Layout Guidelines .....	19
6.2 ESD Ratings .....	4	10.2 Layout Example .....	19
6.3 Recommended Operating Conditions.....	4	10.3 Power Dissipation .....	20
6.4 Thermal Information .....	4	<b>11 Device and Documentation Support</b> .....	<b>22</b>
6.5 Electrical Characteristics.....	5	11.1 Device Support .....	22
6.6 Typical Characteristics .....	6	11.2 Documentation Support .....	22
<b>7 Detailed Description</b> .....	<b>11</b>	11.3 Trademarks .....	22
7.1 Overview .....	11	11.4 Electrostatic Discharge Caution.....	22
7.2 Functional Block Diagrams .....	11	11.5 Glossary .....	22
7.3 Feature Description.....	12	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>22</b>
7.4 Device Functional Modes.....	13		

## 4 Revision History


Changes from Revision G (April 2009) to Revision H	Page
• Changed pin descriptions throughout <i>Pin Functions</i> table .....	3
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	4
• Changed load regulation typical specification from 120 $\mu$ V to 70 $\mu$ V to better reflect device performance .....	5
• Changed condition for $C_{NR}$ = none for $V_n$ parameter.....	5
• Changed <a href="#">Figure 1</a> , <a href="#">Figure 2</a> , <a href="#">Figure 3</a> , and <a href="#">Figure 4</a> : removed legend, added call-outs for clarity .....	6
• Changed titles of <a href="#">Figure 15</a> , <a href="#">Figure 17</a> , and <a href="#">Figure 25</a> .....	7
• Corrected input and output symbols in operational amplifiers in <i>Functional Block Diagrams</i> .....	11
• Changed <i>Undervoltage Lockout (UVLO)</i> section text: reworded for clarity.....	13
• Deleted <i>Reverse Current Protection</i> section .....	15

Changes from Revision F (February 2009) to Revision G	Page
• Changed min and max specs for <i>Output accuracy</i> , $V_{OUT} \geq 1.0V$ .....	5

## 5 Pin Configuration and Functions



(1) N/C = No connection



### Pin Functions

NAME	PIN			I/O	DESCRIPTION
	DCK	DRV	DSE		
EN	3	4	4	I	Driving the enable pin (EN) above $V_{EN(high)}$ turns on the regulator. Driving this pin below $V_{EN(low)}$ puts the regulator into standby mode, thereby disabling the output and reducing operating current.
FB	4	2	3	I	Adjustable voltage version only. The voltage at this pin is fed to the error amplifier. A resistor divider from OUT to FB sets the output voltage when in regulation.
GND	2	3	2	—	Ground
IN	1	6	6	I	Input to the device. A 0.1- $\mu$ F to 1- $\mu$ F capacitor is recommended for better performance.
N/C	—	5	5	—	Not connected. This pin can be tied to ground to improve thermal dissipation.
NR	4	2	3	—	Fixed voltage versions only. The noise reduction capacitor filters the noise generated by the internal band gap, thus lowering output noise.
OUT	5	1	1	O	This pin is the regulated output voltage. A minimum capacitance of 1 $\mu$ F is required for stability from this pin to ground.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted), all voltages are with respect to GND<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	V <sub>IN</sub>	−0.3	7	V
	V <sub>FB</sub>	−0.3	3.6	V
	V <sub>NR</sub>	−0.3	3.6	V
	V <sub>EN</sub>	−0.3	V <sub>IN</sub> + 0.3 V <sup>(2)</sup>	V
	V <sub>OUT</sub>	−0.3	7	V
Current	I <sub>OUT</sub>	Internally limited		A
Continuous total power dissipation	P <sub>DISS</sub>	See <a href="#">Thermal Information</a>		
Operating junction temperature	T <sub>J</sub>	−55	150	°C
Storage temperature	T <sub>stg</sub>	−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V<sub>EN</sub> absolute maximum rating is V<sub>IN</sub> + 0.3 V or 7 V, whichever is greater.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	2.5		6.5	V
V <sub>OUT</sub>	Output voltage	0.9		5	V
I <sub>OUT</sub>	Output current	0		150	mA
V <sub>EN</sub>	Enable voltage	0		V <sub>IN</sub>	V
C <sub>OUT</sub>	Output capacitor	1		100	μF
T <sub>J</sub>	Junction temperature	−40		125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS717xx			UNIT
		DCK	DRV	DSE	
		5 PINS	6 PINS	6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	279.2	71.1	190.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	57.5	96.5	94.9	
R <sub>θJB</sub>	Junction-to-board thermal resistance	74.1	40.5	149.3	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.8	2.7	6.4	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	73.1	40.9	152.8	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	10.7	n/a	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.5\text{ V}$ , whichever is greater;  
 $I_{OUT} = 0.5\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1.0\text{ }\mu\text{F}$ ,  $C_{NR} = 0.01\text{ }\mu\text{F}$ , unless otherwise noted. For TPS71701,  $V_{OUT} = 2.8\text{ V}$ .  
Typical values are at  $T_J = 25^{\circ}\text{C}$ .

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage range <sup>(1)</sup>			2.5		6.5	V
$V_{FB}$	Internal reference (TPS71701)			0.790	0.800	0.810	V
$V_{OUT}$	Output voltage range	(TPS717xx)		0.9		5.0	V
		(TPS71701)		0.9		$6.5 - V_{DO}$	V
$V_{OUT}$	Output accuracy	Nominal	$T_J = 25^{\circ}\text{C}$		$\pm 2.5$		mV
	Output accuracy ( $V_{OUT} < 1.0\text{ V}$ )	Over $V_{IN}$ , $I_{OUT}$ , Temp <sup>(2)</sup>	$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$ $0\text{ mA} \leq I_{OUT} \leq 150\text{ mA}$	-30		+30	mV
	Output accuracy ( $V_{OUT} \geq 1.0\text{ V}$ )	Over $V_{IN}$ , $I_{OUT}$ , Temp <sup>(2)</sup>	$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$ $0\text{ mA} \leq I_{OUT} \leq 150\text{ mA}$	-3.0%		+3.0%	
$\Delta V_{OUT(\Delta V_{IN})}$	Line regulation <sup>(1)</sup>		$V_{OUT(nom)} + 0.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$ , $I_{OUT} = 5\text{ mA}$		125		$\mu\text{V/V}$
$\Delta V_{OUT(\Delta I_{OUT})}$	Load regulation		$0\text{ mA} \leq I_{OUT} \leq 150\text{ mA}$		70		$\mu\text{V/mA}$
$V_{DO}$	Dropout voltage <sup>(3)</sup> ( $V_{IN} = V_{OUT(nom)} - 0.1\text{ V}$ )		$I_{OUT} = 150\text{ mA}$		170	300	mV
$I_{LIM}(\text{fixed})$	Output current limit (fixed output)		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	200	325	575	mA
$I_{LIM}(\text{adjustable})$	Output current limit (TPS71701)		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	200	325	575	mA
$I_{GND}$	Ground pin current		$I_{OUT} = 0.1\text{ mA}$		45	80	$\mu\text{A}$
			$I_{OUT} = 150\text{ mA}$		100		$\mu\text{A}$
$I_{SHDN}$	Shutdown current ( $I_{GND}$ )	$V_{EN} \leq 0.4\text{ V}$ , $T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$	$2.5\text{ V} \leq V_{IN} < 4.5\text{ V}$		0.20	1.5	$\mu\text{A}$
			$4.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$		0.90		$\mu\text{A}$
$I_{FB}$	Feedback pin current (TPS71701)				0.02	1.0	$\mu\text{A}$
PSRR	Power-supply rejection ratio	$V_{IN} = 3.8\text{ V}$ , $V_{OUT} = 2.8\text{ V}$ , $I_{OUT} = 150\text{ mA}$	$f = 100\text{ Hz}$		70		dB
			$f = 1\text{ kHz}$		70		dB
			$f = 10\text{ kHz}$		67		dB
			$f = 100\text{ kHz}$		67		dB
			$f = 1\text{ MHz}$		45		dB
$V_n$	Output noise voltage	$BW = 100\text{ Hz}$ to $100\text{ kHz}$ , $V_{IN} = 3.8\text{ V}$ , $V_{OUT} = 2.8\text{ V}$ , $I_{OUT} = 10\text{ mA}$	$C_{NR} = \text{none}$		$95 \times V_{OUT}$		$\mu\text{V}_{RMS}$
			$C_{NR} = 0.001\text{ }\mu\text{F}$		$25 \times V_{OUT}$		$\mu\text{V}_{RMS}$
			$C_{NR} = 0.01\text{ }\mu\text{F}$		$12.5 \times V_{OUT}$		$\mu\text{V}_{RMS}$
			$C_{NR} = 0.1\text{ }\mu\text{F}$		$11.5 \times V_{OUT}$		$\mu\text{V}_{RMS}$
$t_{STR}$	Startup time	$V_{OUT} = 90\%$ $V_{OUT(nom)}$ , $R_L = 19\text{ }\Omega$ , $C_{OUT} = 1\text{ }\mu\text{F}$	$0.9\text{ V} \leq V_{OUT} \leq 1.6\text{ V}$ , $C_{NR} = 0.001\text{ }\mu\text{F}$		0.700		ms
			$1.6\text{ V} < V_{OUT} < V_{MAX}$ , $C_{NR} = 0.01\text{ }\mu\text{F}$		0.160		ms
$V_{EN(high)}$	Enable high (enabled)	$V_{IN} \leq 5.5\text{ V}$		1.2		$6.5^{(4)}$	V
		$5.5\text{ V} < V_{IN} \leq 6.5\text{ V}$		1.25		6.5	V
$V_{EN(low)}$	Enable low (shutdown)			0		0.4	V
$I_{EN(high)}$	Enable pin current, enabled	$EN = 6.5\text{ V}$			0.02	1.0	$\mu\text{A}$
UVLO	Undervoltage lockout	$V_{IN}$ rising		2.41	2.45	2.49	V
	Hysteresis	$V_{IN}$ falling			150		mV
$T_{sd}$	Thermal shutdown temperature	Shutdown, temperature increasing			160		$^{\circ}\text{C}$
		Reset, temperature decreasing			140		$^{\circ}\text{C}$
$T_J$	Operating junction temperature			-40		125	$^{\circ}\text{C}$

(1) Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or  $2.5\text{ V}$ , whichever is greater.







(2) Does not include external resistor tolerances.

(3)  $V_{DO}$  is not measured for devices with  $V_{OUT(nom)} < 2.6\text{ V}$  because the minimum  $V_{IN}$  is  $2.5\text{ V}$ .

(4) Maximum  $V_{EN(high)} = V_{IN} + 0.3$  or  $6.5\text{ V}$ , whichever is smaller.


## 6.6 Typical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.5\text{ V}$ , whichever is greater;  $I_{OUT} = 0.5\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ ,  $C_{NR} = 0.01\text{ }\mu\text{F}$ , unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT} = 2.8\text{ V}$ . Typical values are at  $T_A = 25^{\circ}\text{C}$ .



**Figure 1. Load Regulation**

**Figure 2. Load Regulation Under Light Loads**

**Figure 3. Line Regulation ( $I_{OUT} = 5\text{ mA}$ )**

**Figure 4. Line Regulation ( $I_{OUT} = 150\text{ mA}$ )**

**Figure 5. Output Voltage vs Temperature**

**Figure 6. Dropout Voltage vs Output Current**

## Typical Characteristics (continued)


Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.5\text{ V}$ , whichever is greater;  $I_{OUT} = 0.5\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ ,  $C_{NR} = 0.01\text{ }\mu\text{F}$ , unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT} = 2.8\text{ V}$ . Typical values are at  $T_A = 25^{\circ}\text{C}$ .




**Figure 7. Dropout Voltage vs Temperature**




**Figure 8. Ground Pin Current vs Input Voltage**




**Figure 9. Ground Pin Current vs Output Current**



**Figure 10. Ground Pin Current vs Temperature (Enabled)**




**Figure 11. Ground Pin Current vs Temperature (Disabled)**




**Figure 12. Current Limit vs Input Voltage**

## Typical Characteristics (continued)


Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.5\text{ V}$ , whichever is greater;  $I_{OUT} = 0.5\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ ,  $C_{NR} = 0.01\text{ }\mu\text{F}$ , unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT} = 2.8\text{ V}$ . Typical values are at  $T_A = 25^{\circ}\text{C}$ .




**Figure 13. Power-Supply Ripple Rejection vs Frequency**  
( $V_{IN} - V_{OUT} = 1\text{ V}$ )




**Figure 14. Power-Supply Ripple Rejection vs Frequency**  
( $V_{IN} - V_{OUT} = 0.5\text{ V}$ )




**Figure 15. Power-Supply Ripple Rejection vs Frequency in Dropout Conditions**  
( $V_{IN} - V_{OUT} = 0.25\text{ V}$ )



**Figure 16. Power-Supply Ripple Rejection vs Frequency**  
( $V_{IN} - V_{OUT} = 1\text{ V}$ )



**Figure 17. Power-Supply Ripple Rejection vs Frequency in Dropout Conditions**  
( $V_{IN} - V_{OUT} = 0.25\text{ V}$ )



**Figure 18. Power-Supply Ripple Rejection vs Frequency**  
( $V_{IN} - V_{OUT} = 1\text{ V}$ )



## Typical Characteristics (continued)

Over operating temperature range ( $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.5\text{ V}$ , whichever is greater;  $I_{OUT} = 0.5\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ ,  $C_{NR} = 0.01\text{ }\mu\text{F}$ , unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT} = 2.8\text{ V}$ . Typical values are at  $T_A = 25^\circ\text{C}$ .




Figure 19. Power-Supply Ripple Rejection vs ( $V_{IN} - V_{OUT}$ )




Figure 20. Power-Supply Ripple Rejection vs ( $V_{IN} - V_{OUT}$ )




Figure 21. Power-Supply Ripple Rejection vs ( $V_{IN} - V_{OUT}$ )




Figure 22. Output Spectral Noise Density vs Output Current




Figure 23. Output Spectral Noise Density vs Output Capacitance










Figure 24. Output Spectral Noise Density vs Noise Reduction

## Typical Characteristics (continued)

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.5\text{ V}$ , whichever is greater;  $I_{OUT} = 0.5\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ ,  $C_{NR} = 0.01\text{ }\mu\text{F}$ , unless otherwise noted. For the adjustable version (TPS71701,)  $V_{OUT} = 2.8\text{ V}$ . Typical values are at  $T_A = 25^{\circ}\text{C}$ .


**Figure 25. Total Output Noise vs Noise Reduction Capacitor**

**Figure 26. Total Output Noise vs Output Capacitance**

**Figure 27. Line Transient Response**

**Figure 28. Load Transient Response**

**Figure 29. Turn-On Response**

**Figure 30. Power-Up and Power-Down**

## 7 Detailed Description

### 7.1 Overview

The TPS717xx family of low-dropout (LDO) regulators combines the high performance required by many RF and precision analog applications with ultra-low current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection with very low headroom ( $V_{IN} - V_{OUT}$ ). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR. A quick-start circuit fast-charges this capacitor at startup. The combination of high performance and low ground current also make the TPS717xx family of devices an excellent choice for battery-powered applications. All versions have thermal and overcurrent protection.

### 7.2 Functional Block Diagrams




Figure 31. Fixed Voltage Versions



## Feature Description (continued)

For output voltages below 1.6 V, a voltage divider on the band-gap reference voltage is employed to optimize output regulation performance for lower output voltages. This configuration results in an additional resistor in the quick-start path and combined with the noise reduction capacitor ( $C_{NR}$ ) results in slower start-up times for output voltages below 1.6 V.

**Equation 1** approximates the start-up time as a function of  $C_{NR}$  for output voltages below 1.6 V:

$$t_{START} = 160\mu s + (540 \frac{\mu s}{nF} \times C_{NR} nF) \mu s \quad (1)$$

### 7.3.4 Undervoltage Lockout (UVLO)

The TPS717xx uses an undervoltage lockout circuit to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a limited glitch immunity so undershoot transients are typically ignored on the input if these transients are less than 5  $\mu s$  in duration.

### 7.3.5 Minimum Load

The TPS717xx is stable with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS717xx employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

### 7.3.6 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 35°C above the maximum expected ambient condition of a particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS717xx is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS717xx into thermal shutdown degrades device reliability.

## 7.4 Device Functional Modes

### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO rising voltage and has not decreased below the UVLO falling threshold.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

## Device Functional Modes (continued)

### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

### 7.4.3 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO falling voltage, or has not yet exceeded the UVLO rising threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison**

OPERATING MODE	PARAMETER			
	$V_{IN}$	$V_{EN}$	$I_{OUT}$	$T_J$
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > UVLO$	$V_{EN} > V_{EN(high)}$	$I_{OUT} < I_{LIM}$	$T_J < 125^{\circ}C$
Dropout mode	$UVLO < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	—	$T_J < 125^{\circ}C$
Disabled mode (any true condition disables the device)	$V_{IN} < UVLO - V_{hys}$	$V_{EN} < V_{EN(low)}$	—	$T_J > 165^{\circ}C$

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS717xx belongs to a family of new generation LDO regulators that use innovative circuitry to achieve ultra-wide bandwidth and high loop gain, resulting in extremely high PSRR at very low headroom ( $V_{IN} - V_{OUT}$ ). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR while a quick-start circuit fast-charges this capacitor. These features, combined with low noise, enable, low ground pin current, and ultra-small packaging, make this part ideal for automotive applications. This family of regulators offers sub-band-gap output voltages, current limit, and thermal protection, and is fully specified from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

#### 8.1.1 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot or undershoot magnitude but increases duration of the transient. The TPS717xx has an ultra-wide loop bandwidth that allows it to respond quickly to load transient events. As with any regulator, the loop bandwidth is finite and the initial transient voltage peak is controlled by the sizing of the output capacitor. Typically, larger output capacitors reduce the peak while also reducing the bandwidth of the LDO, slowing the response time.

#### 8.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a  $0.1\text{-}\mu\text{F}$  or larger low equivalent series resistance (ESR) capacitor from IN to GND near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a  $0.1\text{-}\mu\text{F}$  input capacitor may be necessary to ensure stability.

The TPS717xx is designed to be stable with ceramic output capacitors of values  $1\text{ }\mu\text{F}$  or larger. The X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. The maximum ESR of the output capacitor must be less than  $1\text{ }\Omega$ .

#### 8.1.3 Dropout Voltage

The TPS717xx uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage ( $V_{DO}$ ), the PMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{DSon}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device functions as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded when  $(V_{IN} - V_{OUT})$  approaches dropout. This effect is illustrated in [Figure 15](#) through [Figure 17](#) in [Typical Characteristics](#).

## Application Information (continued)

### 8.1.4 Output Noise

In most LDOs, the band gap is the dominant noise source. If a noise reduction capacitor ( $C_{NR}$ ) is used with the TPS717xx, the band gap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01- $\mu$ F (minimum) noise reduction capacitor; for the adjustable version, smaller value resistors in the output resistor divider reduce noise. A parallel combination that gives 2.5  $\mu$ A of divider current has the same noise performance as a fixed voltage version.


Equation 2 approximates the total noise referred to the feedback point (FB pin) when  $C_{NR} = 0.01 \mu\text{F}$ :

$$V_N = 11.5 \frac{\mu\text{V}_{\text{RMS}}}{\text{V}} \times V_{\text{OUT}} \quad (2)$$


## 8.2 Typical Applications

### 8.2.1 Application for Fixed Voltage Versions and Adjustable Voltage Version

Figure 33 shows the basic circuit connections for the fixed voltage options. Figure 34 gives the connections for the adjustable output version (TPS71701). **Note that the NR pin is not available on the adjustable version.**



**Figure 33. Typical Application Circuit (Fixed Voltage Versions)**



**Figure 34. Typical Application Circuit (Adjustable Voltage Version)**

#### 8.2.1.1 Design Requirements

Table 2 summarizes the design requirements for Figure 36.

**Table 2. Design Parameters**

PARAMETER	DESIGN REQUIREMENT
Input voltage	3.3 V, $\pm 10\%$
Output voltage	2.8 V, $\pm 5\%$
Output current	100 mA typical, 150 mA peak
Output voltage transient deviation	5%
Maximum ambient temperature	85°C

#### 8.2.1.2 Detailed Design Procedure

For the adjustable version (TPS71701), the NR pin is replaced with a feedback (FB) pin. The voltage on this pin sets the output voltage and is determined by the values of  $R_1$  and  $R_2$ . The values of  $R_1$  and  $R_2$  can be calculated for any voltage using the formula given in Equation 3:

$$R_1 = R_2 \times (V_{\text{OUT}} / V_{\text{REF}} - 1) \quad (3)$$


The value of  $R_2$  directly impacts the operation of the device and must be chosen in the range of approximately 160 k $\Omega$  to 320 k $\Omega$ . Sample resistor values for common output voltages are shown in Table 3.



**Table 3. Sample 1% Resistor Values for Common Output Voltages**

$V_{OUT}$	$R_1$	$R_2$
1	80.6 k $\Omega$	324 k $\Omega$
1.2	162 k $\Omega$	324 k $\Omega$
1.5	294 k $\Omega$	332 k $\Omega$
1.8	402 k $\Omega$	324 k $\Omega$
2.5	665 k $\Omega$	316 k $\Omega$
3.3	1.02 M $\Omega$	324 k $\Omega$
5	1.74 M $\Omega$	332 k $\Omega$


### 8.2.1.3 Application Curve



**Figure 35. Load Transient Response**

### 8.2.2 Powering a PLL Integrated on an SOC

Figure 36 shows the TPS71701 powering a phase-locked loop (PLL) that is integrated into a system-on-a-chip (SOC).



**Figure 36. Typical Application Circuit: PLL on an SOC**

Use the input and output capacitors to ensure the voltage transient requirements. A 1- $\mu$ F input and 1- $\mu$ F output capacitor are selected to maximize the capacitance and minimize capacitor size.

$R_2$  is chosen to be 158 k $\Omega$  for optimal noise and PSRR, and by Equation 4,  $R_1$  is selected to be 402 k $\Omega$ . Both  $R_1$  and  $R_2$  must be 1% tolerance resistors to meet the dc accuracy specification over line, load, and temperature.

### 8.3 Do's and Don'ts

Do place at least one 1- $\mu$ F ceramic capacitor as close as possible in the range of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Do not place any components in the feedback loop except for the output capacitor and feedback resistors.

Do not exceed the device absolute maximum ratings.

Do not float the enable (EN) pin.

## 9 Power Supply Recommendations

The TPS717xx is designed to operate from an input voltage between 2.5 V and 6.5 V. The input supply must provide adequate headroom for the device to operate in a normal mode of operation.

Connect a low output impedance power supply directly to the IN pin of the TPS717xx. Inductive impedances between the input supply and the IN pin can create significant voltage excursions at the IN pin during startup or load transient events. If inductive impedances are unavoidable, use an input capacitor. To increase the overall PSRR of the power solution, use a pi-filter before the input of the LDO or after the FB network of the LDO.

## 10 Layout


### 10.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to the GND pin as possible, connected by wide, component-side, copper surface area. The use of vias and long traces to create LDO component connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the printed circuit board (PCB) itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shields the LDO from noise, and functions similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

#### 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.


### 10.2 Layout Example



- (1) Circles within thermal pad area indicate vias to other layers on the board, for electrical connections or thermal conduction.

**Figure 37. Fixed Voltage Layout**

## Layout Example (continued)



- (1) Circles within thermal pad area indicate vias to other layers on the board, for electrical connections or thermal conduction.

**Figure 38. Adjustable Voltage Layout**

## 10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in [Thermal Information](#). Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ), as shown in [Equation 4](#):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$

A better method of estimating the thermal measure comes from using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , shown in [Thermal Information](#). These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than  $R_{\theta JA}$ . The junction temperature can be estimated with [Equation 5](#).

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \cdot P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \cdot P_D$$

where

- $P_D$  is the power dissipation shown by [Equation 4](#),
  - $T_T$  is the temperature at the center-top of the IC package,
  - $T_B$  is the PCB temperature measured 1 mm away from the IC package *on the PCB surface*.
- (5)

## Power Dissipation (continued)

---

### NOTE

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

---

For more information about measuring  $T_T$  and  $T_B$ , see the application note *Using New Thermal Metrics* (SBVA025), available for download at [www.ti.com](http://www.ti.com).

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

##### 11.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS717. The [TPS717xxEVM-134 evaluation module](#) (and [related user's guide](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the [TI eStore](#).

#### 11.1.2 Device Nomenclature

**Table 4. Device Nomenclature<sup>(1)</sup>**

PRODUCT	V <sub>OUT</sub>
TPS717xx(x)yyyz	<p><b>xx(x)</b> is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). An <b>01</b> denotes an adjustable voltage version.</p> <p><b>yyy</b> is the package designator.</p> <p><b>z</b> is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on [www.ti.com](http://www.ti.com).

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

*TPS717xxEVM-134 Evaluation Module User's Guide*, [SLVU148](#)

### 11.3 Trademarks

Bluetooth is a registered trademark of Bluetooth SIG, Inc.  
All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71701DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMT	<a href="#">Samples</a>
TPS71701DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMT	<a href="#">Samples</a>
TPS71701DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMT	<a href="#">Samples</a>
TPS71701DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMT	<a href="#">Samples</a>
TPS71709DSER	ACTIVE	WSO	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	<a href="#">Samples</a>
TPS71709DSERG4	ACTIVE	WSO	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	<a href="#">Samples</a>
TPS71709DSET	ACTIVE	WSO	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	<a href="#">Samples</a>
TPS71709DSETG4	ACTIVE	WSO	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FY	<a href="#">Samples</a>
TPS71710DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	<a href="#">Samples</a>
TPS71710DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	<a href="#">Samples</a>
TPS71710DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	<a href="#">Samples</a>
TPS71710DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	<a href="#">Samples</a>
TPS71710DRV	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	<a href="#">Samples</a>
TPS71710DRV4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	<a href="#">Samples</a>
TPS71710DRV	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMU	<a href="#">Samples</a>
TPS71711DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	<a href="#">Samples</a>
TPS71711DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71711DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	<a href="#">Samples</a>
TPS71711DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRL	<a href="#">Samples</a>
TPS71712DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	<a href="#">Samples</a>
TPS71712DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	<a href="#">Samples</a>
TPS71712DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	<a href="#">Samples</a>
TPS71712DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CKE	<a href="#">Samples</a>
TPS71713DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMW	<a href="#">Samples</a>
TPS71713DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMW	<a href="#">Samples</a>
TPS71713DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMW	<a href="#">Samples</a>
TPS71715DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAA	<a href="#">Samples</a>
TPS71715DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAA	<a href="#">Samples</a>
TPS71715DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAA	<a href="#">Samples</a>
TPS717185DSER	ACTIVE	WSO	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	KB	<a href="#">Samples</a>
TPS717185DSET	ACTIVE	WSO	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	KB	<a href="#">Samples</a>
TPS71718DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	<a href="#">Samples</a>
TPS71718DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	<a href="#">Samples</a>
TPS71718DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	<a href="#">Samples</a>
TPS71718DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMX	<a href="#">Samples</a>



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71718DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	G6	<a href="#">Samples</a>
TPS71718DSERG4	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	G6	<a href="#">Samples</a>
TPS71718DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	G6	<a href="#">Samples</a>
TPS71719DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	<a href="#">Samples</a>
TPS71719DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	<a href="#">Samples</a>
TPS71719DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	<a href="#">Samples</a>
TPS71719DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CCZ	<a href="#">Samples</a>
TPS71721DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NXL	<a href="#">Samples</a>
TPS71721DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NXL	<a href="#">Samples</a>
TPS71725DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAF	<a href="#">Samples</a>
TPS71725DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAF	<a href="#">Samples</a>
TPS71725DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAF	<a href="#">Samples</a>
TPS71726DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRK	<a href="#">Samples</a>
TPS71726DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRK	<a href="#">Samples</a>
TPS71726DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRK	<a href="#">Samples</a>
TPS71727DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BSC	<a href="#">Samples</a>
TPS71727DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BSC	<a href="#">Samples</a>
TPS71727DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BSC	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71727DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	KU	<a href="#">Samples</a>
TPS71727DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	KU	<a href="#">Samples</a>
TPS717285DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRJ	<a href="#">Samples</a>
TPS717285DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BRJ	<a href="#">Samples</a>
TPS71728DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	<a href="#">Samples</a>
TPS71728DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	<a href="#">Samples</a>
TPS71728DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	<a href="#">Samples</a>
TPS71728DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BMZ	<a href="#">Samples</a>
TPS71728DSER	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	<a href="#">Samples</a>
TPS71728DSERG4	ACTIVE	WSON	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	<a href="#">Samples</a>
TPS71728DSET	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	<a href="#">Samples</a>
TPS71728DSETG4	ACTIVE	WSON	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FU	<a href="#">Samples</a>
TPS71729DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJR	<a href="#">Samples</a>
TPS71729DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJR	<a href="#">Samples</a>
TPS71730DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	<a href="#">Samples</a>
TPS71730DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	<a href="#">Samples</a>
TPS71730DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	<a href="#">Samples</a>
TPS71730DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNA	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS71733DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	<a href="#">Samples</a>
TPS71733DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	<a href="#">Samples</a>
TPS71733DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	<a href="#">Samples</a>
TPS71733DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	<a href="#">Samples</a>
TPS71733DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	<a href="#">Samples</a>
TPS71733DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	<a href="#">Samples</a>
TPS71733DRVVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	<a href="#">Samples</a>
TPS71733DRVVG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BNB	<a href="#">Samples</a>
TPS71733DSER	ACTIVE	WSO	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FV	<a href="#">Samples</a>
TPS71733DSET	ACTIVE	WSO	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FV	<a href="#">Samples</a>
TPS71745DSER	ACTIVE	WSO	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GL	<a href="#">Samples</a>
TPS71745DSET	ACTIVE	WSO	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GL	<a href="#">Samples</a>
TPS71750DSER	ACTIVE	WSO	DSE	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	PD	<a href="#">Samples</a>
TPS71750DSET	ACTIVE	WSO	DSE	6	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	PD	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF TPS717 :**

- Automotive: [TPS717-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71701DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71701DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71709DSE	WS0N	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71709DSET	WS0N	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71710DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71710DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71710DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71710DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71710DRV	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71710DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71711DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71711DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71711DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71711DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71712DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71712DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71712DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71712DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71713DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71713DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71713DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71713DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71715DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71715DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71715DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71715DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS717185DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS717185DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71718DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71718DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71718DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71718DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71718DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71718DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71719DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71719DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71719DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71719DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71721DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71721DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71721DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71721DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71725DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71725DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71725DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71725DCKT	SC70	DCK	5	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71726DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71726DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71726DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71726DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71727DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71727DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71727DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71727DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71727DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71727DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS717285DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS717285DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS717285DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS717285DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71728DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71728DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71728DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71728DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71728DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71728DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71729DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71729DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71729DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71730DCKR	SC70	DCK	5	3000	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71730DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71730DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71730DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71733DCKR	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TPS71733DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71733DCKT	SC70	DCK	5	250	179.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPS71733DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71733DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71733DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS71733DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71733DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71745DSER	WSO	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS71745DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71745DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71745DSET	WSO	DSE	6	250	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2
TPS71750DSER	WSO	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TPS71750DSET	WSO	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71701DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71701DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71709DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71709DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71710DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71710DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71710DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71710DCKT	SC70	DCK	5	250	340.0	340.0	38.0
TPS71710DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS71710DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS71711DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71711DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71711DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71711DCKT	SC70	DCK	5	250	340.0	340.0	38.0
TPS71712DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71712DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71712DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71712DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71713DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71713DCKR	SC70	DCK	5	3000	203.0	203.0	35.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71713DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71713DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71715DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71715DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71715DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71715DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS717185DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS717185DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71718DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71718DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71718DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71718DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71718DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71718DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS71719DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71719DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71719DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71719DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71721DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71721DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71721DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71721DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71725DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71725DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71725DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71725DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71726DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71726DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71726DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71726DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71727DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71727DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71727DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71727DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71727DSER	WSON	DSE	6	3000	203.0	203.0	35.0
TPS71727DSET	WSON	DSE	6	250	203.0	203.0	35.0
TPS717285DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS717285DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS717285DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS717285DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71728DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71728DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71728DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71728DCKT	SC70	DCK	5	250	180.0	180.0	18.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71728DSER	WSO	DSE	6	3000	203.0	203.0	35.0
TPS71728DSET	WSO	DSE	6	250	203.0	203.0	35.0
TPS71729DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71729DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71729DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71730DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71730DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71730DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71730DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71733DCKR	SC70	DCK	5	3000	203.0	203.0	35.0
TPS71733DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71733DCKT	SC70	DCK	5	250	203.0	203.0	35.0
TPS71733DCKT	SC70	DCK	5	250	180.0	180.0	18.0
TPS71733DRVR	SON	DRV	6	3000	203.0	203.0	35.0
TPS71733DRVT	SON	DRV	6	250	203.0	203.0	35.0
TPS71733DSER	WSO	DSE	6	3000	203.0	203.0	35.0
TPS71733DSET	WSO	DSE	6	250	203.0	203.0	35.0
TPS71745DSER	WSO	DSE	6	3000	210.0	185.0	35.0
TPS71745DSER	WSO	DSE	6	3000	203.0	203.0	35.0
TPS71745DSET	WSO	DSE	6	250	203.0	203.0	35.0
TPS71745DSET	WSO	DSE	6	250	210.0	185.0	35.0
TPS71750DSER	WSO	DSE	6	3000	203.0	203.0	35.0
TPS71750DSET	WSO	DSE	6	250	203.0	203.0	35.0

## DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



4093553-3/G 01/2007

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - Falls within JEDEC MO-203 variation AA.

DCK (R-PDSO-G5)


PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



4206925/E 10/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  -  D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

## THERMAL PAD MECHANICAL DATA

DRV (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206926/0 01/14

NOTE: All linear dimensions are in millimeters

DRV (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for solder mask tolerances.

## DSE (S-PDSO-N6)

## PLASTIC SMALL OUTLINE




4207810/A 03/06

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Small Outline No-Lead (SON) package configuration.
  - This package is lead-free.



## DSE (S-PWSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for solder mask tolerances.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Texas Instruments:

[TPS71701DCKR](#) [TPS71701DCKT](#) [TPS71718DCKR](#) [TPS71718DCKT](#) [TPS71726DCKR](#) [TPS71726DCKT](#)  
[TPS71727DCKR](#) [TPS71727DCKT](#) [TPS71728DCKR](#) [TPS71728DCKT](#) [TPS717285DCKR](#) [TPS717285DCKT](#)  
[TPS71730DCKR](#) [TPS71730DCKT](#) [TPS71733DCKR](#) [TPS71733DCKT](#) [TPS71715DCKR](#) [TPS71715DCKT](#)  
[TPS71713DCKTG4](#) [TPS71709DSER](#) [TPS71709DSET](#) [TPS71712DCKRG4](#) [TPS71712DCKTG4](#) [TPS71728DSETG4](#)  
[TPS71728DSER](#) [TPS71728DSET](#) [TPS71729DCKR](#) [TPS71729DCKT](#) [TPS71733DSER](#) [TPS71733DSET](#)  
[TPS71711DCKR](#) [TPS71711DCKT](#) [TPS71727DSER](#) [TPS71727DSET](#) [TPS71711DCKRG4](#) [TPS71711DCKTG4](#)  
[TPS71710DRVRG4](#) [TPS71719DCKR](#) [TPS71719DCKT](#) [TPS71710DRVR](#) [TPS71710DRVT](#) [TPS71728DSERG4](#)  
[TPS71750DSER](#) [TPS71750DSET](#) [TPS71713DCKR](#) [TPS71713DCKT](#) [TPS71710DCKR](#) [TPS71710DCKT](#)  
[TPS71710DCKTG4](#) [TPS71710DCKRG4](#) [TPS71725DCKRG4](#) [TPS71725DCKT](#) [TPS71725DCKR](#) [TPS71715DCKTG4](#)  
[TPS71718DCKRG4](#) [TPS71718DCKTG4](#) [TPS71726DCKTG4](#) [TPS71727DCKTG4](#) [TPS71728DCKRG4](#)  
[TPS71728DCKTG4](#) [TPS71730DCKRG4](#) [TPS71730DCKTG4](#) [TPS71733DCKRG4](#) [TPS71733DCKTG4](#)  
[TPS71733DRVR](#) [TPS71733DRVRG4](#) [TPS71733DRVT](#) [TPS71733DRVTG4](#) [TPS71712DCKR](#) [TPS71712DCKT](#)  
[TPS71709DSERG4](#) [TPS71709DSETG4](#) [TPS71718DSER](#) [TPS71718DSERG4](#) [TPS71718DSET](#) [TPS71719DCKRG4](#)  
[TPS71719DCKTG4](#) [TPS71701DCKRG4](#) [TPS71701DCKTG4](#) [TPS71721DCKT](#) [TPS71721DCKR](#) [TPS717185DSER](#)  
[TPS717185DSET](#) [TPS71745DSER](#) [TPS71745DSET](#)