

IRS21850S SINGLE HIGH SIDE DRIVER IC

IC Features

- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for V_{BS} and V_{CC}
- 3.3 V and 5 V input logic compatible
- Tolerant to negative transient voltage
- Matched propagation delays for all channels
- RoHS compliant


Product Summary

Topology	Single High Side
V _{OFFSET}	600 V
V _{OUT}	10V - 20V
I _{O+} & I _{O-} (typical)	4A / 4A
ton & toff (typical)	160ns & 160ns

Package Types



Typical Connection Diagram



(Refer to Lead Assignments for correct pin configuration). This diagram shows electrical connections only. Please refer to our Application Notes and DesignTips for proper circuit board layout.

IRS21850S



Table of Contents	Page
Description	3
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	5
Dynamic Electrical Characteristics	6
Static Electrical Characteristics	6
Functional Block Diagram	7
Input/Output Pin Equivalent Circuit Diagram	8
Lead Definitions	9
Lead Assignments	9
Waveform Definitions	10
Parameter Temperature Trends	11
Package Details	17
Tape and Reel Details	18
Part Marking Information	19
Ordering Information	20



Description

The IRS21850 is a high voltage, high speed power MOSFET and IGBT single high-side driver with propagation delay matched output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The floating logic input is compatible with standard CMOS or LSTTL output, down to 3.3V logic and can be operated up to 600 V above the ground. The output driver features a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFETor IGBT in the high-side configuration, which operates up to 600 V.



Qualification Information[†]

Qualification Level		Industrial ^{††}				
		Comments: This family of ICs has passed JEDEC's				
		Industrial qualification. I	R's Consumer qualification level is			
		granted by extension of the	ne higher Industrial level.			
Moisture Sensitivity Level		SOIC8	MSL2 ^{†††} 260°C			
		30108	(per IPC/JEDEC J-STD-020)			
	Manhima Madal		Class C			
ESD	Machine Model	(per JEDEC standard EIA/JESD22-A115)				
LOD	Human Pady Madal	Class 2				
	Human Body Model	(per EIA/JEDEC standard JESD22-A114)				
IC Letch Un Toot		Class I, Level A				
IC Latch-Up Test		(per JESD78)				
RoHS Compliant Yes			Yes			

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.



Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under boardmounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
V _{CC}	Low-side supply y voltage	-0.3	20 [†]	
V _{IN}	Low-side output voltage (HIN)	COM -0.3	V _{CC} + 0.3	
V_{B}	High-side floating well supply voltage	-0.3	620 [†]	
V _S	High-side floating well supply return voltage	V _B -20	V _B + 0.3	V
V_{HO}	Floating gate drive output voltage	V _S -0.3	V _B + 0.3	
dV _S /dt	Allowable VS offset supply transient relative to COM		50	V/ns
P_{D}	Maximum Power Dissipation @ TA ≤ +25°C		1.25	W
Rth _{JA}	Thermal resistance, junction to ambient		100	°C/W
T _J	Junction temperature	-55	150	
T _s	Storage temperature	-55	150	°C
T _L	Lead temperature (soldering, 10 seconds)		300	

[†] All supplies are fully tested at 25 V. An internal 20 V clamp exists for each supply.

Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to COM. The offset rating are tested with supplies of (VCC-COM)= (VB-VS)=15 V.

Symbol	Definition	Min.	Max.	Units
V_{CC}	Low-side supply voltage	10	20	
VI _N	HIN input voltage	COM	V _{cc}	
V_{B}	High-side floating well supply voltage	V _S + 10	V _S + 20	V
Vs	High-side floating well supply offset voltage	Note 2	600	
V _{HO}	Floating gate drive output voltage	V _s	V _B	
T _A	Ambient temperature	-40	125	°C

Logic operational for VS of -5 V to +600 V. Logic state held for V_S of -5 V to - V_{BS} . (Please refer to the Design Tip DT97-3 for more details).



Dynamic Electrical Characteristics

 $(V_{CC}\text{-COM})=(V_B\text{-VS})$ =15 V, T_A = 25 °C. C_L = 1000 pF unless otherwise specified. All parameters are referenced to COM.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions
ton	Turn-on propagation delay		160	210		(V _S -COM)= 0 V
toff	Turn-off propagation delay		160	210		(V _S -COM)= 600 V
tr	Turn-on rise time		15	40	ns	
tf	Turn-off fall time		15	40		


Static Electrical Characteristics

 $(V_{CC}\text{-COM})$ = $(V_B\text{-}V_S)$ =15 V. The V_{IN} , V_{TH} , and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced respective VS and are applicable to the respective output leads HO. The V_{CC} parameters are referenced to COM. The V_{BSUV} parameters are referenced to V_S .


Symbol	Definition	Min	Тур	Max	Units	Test Conditions
V _{CCUV} +	V _{CC} supply undervoltage positive going threshold	8.0	8.9	9.8		
V _{CCUV} -	V _{CC} supply undervoltage negative going threshold	7.4	8.2	9.0	V	
V _{BSUV} +	V _{BS} supply undervoltage positive going threshold	8.0	8.9	9.8	V	
V _{BSUV} -	V _{BS} supply undervoltage negative going threshold	7.4	8.2	9.0		
I _{LK}	High-side floating well offset supply leakage current		_	50		$V_{B} = V_{S} = 600 \text{ V}$
l _{QBS}	Quiescent V _{BS} supply current	_	80	150	μA	HIN = 0 V or 5 V
I _{QCC}	Quiescent V _{CC} supply current	_	120	240		11114 - 0 V 01 3 V
V _{IH}	Logic "1" input voltage	2.5	_	_	V	
$V_{_{\rm IL}}$	Logic "0" input voltage	—	_	8.0	V	
$V_{\rm OH,\ HO}$	HO high level output voltage, V _{BIAS} – V _O		20	60	mV	I _O = 2 mA
$V_{OL,\;HO}$	HO low level output voltage, V _O	_	10	30		.0 =
I _{IN} +	Logic "1" input bias current	_	10	20		V _{HIN} = 5 V
I _{IN} -	Logic "0" input bias current		0	5	μA	V _{HIN} = 0 V
I _O +, HO	Output high short circuit pulsed current HO	_	4	_	А	$V_O = 0 \text{ V}, V_{IN} = 0 \text{V}$ $PW \le 10 \mu\text{s}$
I ₀ -, HO	Output low short circuit pulsed current HO	_	4	_		$V_{O} = 15 \text{ V}, V_{IN} = 15 \text{V PW} \le 10 \mu\text{s}$



Functional Block Diagram



I/O Pin Equivalent Circuit Diagrams






Lead Definitions

Pin #	Symbol	Description	
1	VCC	Low-side supply voltage	
2	HIN	Logic inputs for high-side gate driver output (in phase)	
3	NC	No Connect	
4	COM	Ground	
5	NC	No Connect	
6	Vs	High voltage floating supply return	
7	НО	High-side driver outputs	
8	VB	High-side drive floating supply	

Lead Assignments



Waveform definitions




Figure 1 Switching Time Waveforms




Figure 2 Input/Output Timing Diagram

Parameter Temperature Trends




Figure 3A. Turn-On Propagation Delay vs.

Temperature




Figure 3B. Turn-On Propagation Delay vs. Supply Voltage




Figure 4A. Turn-Off Propagation Delay vs.
Temperature




Figure 4B. Turn-Off Propagation Delay vs.
Supply Voltage




Figure 5A. Turn-On Rise Time vs.
Temperature




Figure 5B. Turn-On Rise Time vs. Supply Voltage




Figure 6A. Turn-Off Fall Time vs.
Temperature




Figure 6B. Turn-Off Fall Time vs. Supply Voltage




Figure 7A. Logic "1" Input Voltage vs.

Temperature




Figure 7B. Logic "1" Input Voltage vs. Supply Voltage




Figure 8A. Logic "0" Input Voltage vs.
Temperature




Figure 8B. Logic "0" Input Voltage vs. Supply Voltage




Figure 9A. High Level Output vs.
Temperature (Io = 2mA)




Figure 10A. Low Level Output vs. Temperature (Io = 2mA)




Figure 11A. Offset Supply Leakage Current vs. Temperature




Figure 9B. High Level Output vs. Supply Voltage (Io = 2m A)




Figure 10B. Low Level Output vs. Supply Voltage (lo = 2mA)




Figure 11B. Offset Supply Leakage Current vs.
Supply Voltage




Figure 12A. V_{BS} Supply Current vs.
Temperature




Figure 13A. V_{CC} Supply Current vs.
Temperature




Figure 14A. Logic "0" Input Bias Current vs.

Temperature




Figure 12B. V_{BS} Supply Current vs. Supply Voltage




Figure 13B. V_{CC} Supply Current vs. Supply Voltage




Figure 14B. Logic "0" Input Bias Current vs.
Supply Voltage




Figure 15A. Logic "1" Input Bias Current vs.

Temperature




Figure 16. V_{CC} Undervoltage Threshold (+) vs. Temperature




Figure 18. V_{BS} Undervoltage Threshold (+) vs. Temperature




Figure 15B. Logic "1" Input Bias Current vs. Supply Voltage




Figure 17. V_{CC} Undervoltage Threshold (-) vs. Temperature





Figure 19. V_{BS} Undervoltage Threshold (-) vs. Temperature




(Y) to the total of the total o

6

Figure 20A. Output Source Current vs.
Temperature

Figure 20B. Output Source Current vs. Supply Voltage








Figure 21A. Output Sink Current vs.
Temperature

Figure 21B. Output Sink Current vs. Supply Voltage

Package Details, SOIC8N




Package Details: SOIC8N, Tape and Reel



CARRIER TAPE DIMENSION FOR 8SOICN


	Metric		Imperial		
Code	Min	Max	Min	Max	
Α	7.90	8.10	0.311	0.318	
В	3.90	4.10	0.153	0.161	
С	11.70	12.30	0.46	0.484	
D	5.45	5.55	0.214	0.218	
E	6.30	6.50	0.248	0.255	
F	5.10	5.30	0.200	0.208	
G	1.50	n/a	0.059	n/a	
Н	1.50	1.60	0.059	0.062	



REEL DIMENSIONS FOR 8SOICN

	Metric		Imperial		
Code	Min	Max	Min	Max	
Α	329.60	330.25	12.976	13.001	
В	20.95	21.45	0.824	0.844	
С	12.80	13.20	0.503	0.519	
D	1.95	2.45	0.767	0.096	
E	98.00	102.00	3.858	4.015	
F	n/a	18.40	n/a	0.724	
G	14.50	17.10	0.570	0.673	
Н	12.40	14.40	0.488	0.566	

Part Marking Information





Ordering Information

Bara Bart Namelan	David and Tame	Standard F	Pack	Complete Part Number	
Base Part Number	Package Type	Form	Quantity		
ID0040500DD5	SE SOIC8N	Tube/Bulk	95	IRS21850SPBF	
IRS21850SPBF	SOICON	Tape and Reel	2500	IRS21850STRPBF	

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105