



Department of  
**Electrical & Electronic Engineering**  
Independent University, Bangladesh

# **Design and Performance Analysis of a 4-bit Counter using LTSpice**

Summer-2020-EEE321-1

Faiyaz Ahmed


1820545

## 1) Asynchronous Counter


Asynchronous counters have only one Clock input in the first JK FF, the output of all other JK FF are connected to the Clock Pin of following JK FF. There may be delay in producing output as a result. The required number of logic gates to design asynchronous counters is very less. So, they are simple in design. Another name for Asynchronous counters is “Ripple counters”.

The first FF Q output, has an edge triggered clock input, so it toggles with each rising/falling edge of the clock signal. The toggling output acts as clock to the following JK FF. SR latch has a problem in that when both S and R are high, its state becomes indeterminate. JK latch shown at left eliminates this problem by using feedback from output to input, such all states in the truth table are allowable



A four-bit “up” counter



### “Up” count sequence




### “Down” count sequence





## 2) JK FF

	Input					Output	
	Preset	Clear	CLK	J	K	Q	$\bar{Q}$
Invalid	0	0	X	X	X	1*	1*
Preset	0	1	X	X	X	1	0
Clear	1	0	X	X	X	0	1
No change	1	1	X	X	X	$Q_0$	$\bar{Q}_0$
No change	1	1	↓	0	0	$Q_0$	$\bar{Q}_0$
Reset	1	1	↓	0	1	0	1
Set	1	1	↓	1	0	1	0
Toggle	1	1	↓	1	1	$\bar{Q}_0$	$Q_0$



CMOS implementation of JK flip flop




Simulation Error



### 3) Nand

### 3 Input NAND Gate Truth table

inputs			Outputs
A	B	C	X
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0











Truth Table Verified



## 4) Inverter





Truth Table Verified

## 5) Discussion & Conclusion

Inverter schematic, nand schematic was successfully run and verified with their truth table.

As this LTSpice design has multiple hierarchy cells cascaded with each other, LTSpice couldn't calculate JK FF output. Alternatively, predefined JK ff model in LTSpice Directory can be used to produce 4-bit Asynchronous Counters.

All W/L ratio is set to 1 as CMOS design Output voltage doesn't depend on W/L ratio. True for both nmos and pmos.

## 6) References

- <https://www.allaboutcircuits.com/textbook/digital/chpt-11/asynchronous-counters/>
- <https://www.elprocus.com/cmos-working-principle-and-applications/>
-