

4.1. 有PROM, PAL, PLA和GAL

相同点: 都以与阵列或或阵列为核心逻辑资源

不同点: PROM: 与阵列固定, 或阵列可编程 ~~PAL~~ PAL: 或阵列固定, 与阵列可编程

PLA: 与、或阵列都可编程 GAL在PAL基础上输出端集成不可编程的输出逻辑单元


4.2: (2). BCD 2 4 21

B). Gray码 8421码


0	0000	0000	0	0000	0000
1	0001	0001	1	0001	0001
2	0010	0010	2	0011	0010
3	0011	0011	3	0010	0011
4	0100	0100	4	0110	0100
5	0100	0101	5	0111	0101
5	0101	1011	6	0101	0110
6	0110	1100	7	0100	0111
7	0111	1101	8	1100	1000
8	1000	1110	9	1101	1001
9	1001	1111	10	1111	1010
10	1010	0000	11	1110	1011
11	1011	0001	12	1010	1100
12	1100	0010	13	1011	1101
13	1101	0011	14	1001	1110
14	1110	0100	15	1000	1111
15	1111	1011			



$$\begin{aligned} G_{10} &= m_{10} + m_{11} + m_{12} + m_{13} + m_{14} + m_{15} \\ G_3 &= m_5 + m_6 + m_7 + m_8 + m_9 + m_{15} \\ G_2 &= m_4 + m_6 + m_7 + m_8 + m_9 + m_{14} \\ G_1 &= m_2 + m_3 + m_5 + m_8 + m_9 + m_{12} + m_{13} + m_{15} \\ G_0 &= m_1 + m_3 + m_5 + m_7 + m_9 + m_{11} + m_{13} + m_{15} \end{aligned}$$



$$\begin{aligned} G_{10} &= m_8 + m_9 + m_{10} + m_{11} + m_{14} + m_{15} \\ H_3 &= m_{11} + m_{13} \\ H_2 &= m_4 + m_5 + m_6 + m_7 + m_8 + m_9 \\ H_1 &= m_2 + m_3 + m_4 + m_5 + m_{10} + m_{11} \\ H_0 &= m_1 + m_2 + m_6 + m_7 + m_8 + m_{11} + m_{13} + m_{14} \end{aligned}$$



4.3. 已知输入两位 A_1A_0 , B_1B_0 , 输出 $C_2C_1C_0$

$A_1A_0 \quad B_1B_0 \quad C_2C_1C_0$


00 00 000

00 01 001

可得: $C_2 = \sum m(7, 10, 11, 13, 14, 15)$


$C_1 = \sum m(2, 3, 5, 6, 8, 9, 12, 15)$

$C_0 = \sum m(1, 3, 4, 6, 9, 11, 12, 14)$ 设计逻辑图



4.4. $L = \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$






4.8. 每一级寄存器的输入与上一级的反馈相连, 此外最高一级与最低一级相连。上一级输出0时, 反馈 $1/Q=1 (Q=1)$, 此时下一个时钟信号会使这个寄存器的存储值变为1, 输出值为0, 即传递信号到高位; 上一级输出1时, 反馈为 $1/Q=0 (Q=0)$ 下一个时钟信号使这个寄存器值变为0, 输出为1, 体现了循环计数的功能。

4.10. 工艺: 采用 E²CMOS 工艺, 使其具有可测试性, 低功耗, 高集成性, 高速率和可编程性。

结构: 通用结构, 为设计提供了最大的灵活性, 器件可加密。





4.13. Max700S是在系统可编程的CPU器件,内部结构是基于乘积项,也就是与或阵列结构,采用EPROM工艺,采用多电压的I/O接口,其I/O既能够和5V的器件兼容Max700S是低成本CPU,规模较大。

4.15. 可编程逻辑块CLB,可内配置有寄存器SRAM阵列,可编程输入输出块,可编程内部连线PI

4.17. ~~Lib~~ Library IEEE;

use IEEE. Std-logic-library;

Entity sop Is

port CX: out std_logic; A, B, C, D, E, F: in std_logic;

End ENTITY sop;

Architecture fun OF sop Is

Begin

$X \leftarrow (A \text{ AND } B) \text{ OR } (C \text{ AND } D) \text{ OR } (E \text{ AND } F);$

End architecture fun;

4.18. Library IEEE

Entity Boo Is

port (F: out std_logic; A, B, C: in std_logic);

~~END~~ END ENTITY Boo;

Architecture fun OF Boo Is

Begin

$F \leftarrow (A \text{ OR } (\text{NOT } B) \text{ OR } C) \text{ AND } (A \text{ OR } B \text{ OR } (\text{NOT } C)) \text{ AND } (\text{NOT } (C \text{ AND } B \text{ AND } C));$

End Architecture Fun;

4.19. ~~Lib~~ Library IEEE;

use IEEE;

Port (A, B, C, G1, G2, G3: in std_logic; Y0, Y1, ..., Y7: out std_logic);





END ENTITY etc;

ARCHITECTURE FUN OF TE IS

PROCESS (Q1, Q2, Q3)

Begin

If Q1='1' and Q2='0' and Q3='0' Then

Y0 ← NOT C (NOT A) AND (NOT B) AND (NOT C);

Y1 ← NOT C (NOT A) AND (NOT B) AND C 1;

Y7 ← NOT (A AND B AND C);

Else

Y0 ← '1';

Y7 ← '1';

END IF

END Process

END Architecture FUN.

4.20.

Architecture FUN OF GD IS

Process (CLK);

Begin

IF CLK' event and CLK=1 Then

If y='1' Then

Case F Is

when "000" ⇒ F ← "001";

when "111" ⇒ F ← "000";

END CASE CASE;

地址: 西安市咸宁西路28号

邮编: 710049

第

页





西安交通大学

中国 西安 710049

Xi'an Jiaotong University
Xi'an 710049, P.R. China

elseif $y = '0'$ Then

Case F IS

when "000" $\Rightarrow F \leftarrow "111";$

when "111" $\Rightarrow F \leftarrow "110";$

END CASE

END IF

END IF

END Process

END Architecture ~~END~~

