ICT4 Computer Architecture Experiment MIPS Laboratory

Overview

- I. Introduction to MIPS
- II. MIPS programming model
- III. MIPSIT user guide

I. Introduction to MIPS

- MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages)
- MIPS is a RISC (Reduced Instruction Set Computer) instruction set architecture (ISA) developed by MIPS
 Technologies (formerly MIPS Computer Systems, Inc.)
- In 1981, a team led by John L. Hennessy at Stanford University started work on what would become the first MIPS processor.
- Multiple revisions of the MIPS instruction set exist, including MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS32, and MIPS64.

http://en.wikipedia.org/wiki/MIPS_architecture

Applications of MIPS processor

DVD players

Pioneer

DVR-57-H

Kenwood

HDV-810 Car Navigation System





Networking

3COM

3102 Business IP Phone

3COM

3106 Cordless Phone

Apple

Airport Extreme WLAN Access Points







Applications of MIPS processor

Portable Devices

Canon

EOS 10D Digital

JVC

GR-HD1





Sony Playstation PSX





CPU Type:MIPS R4000 32bit Core Clockspeed:333 MHz CPU
Type:LSI/MIPS R3000A
Architecture:32 Bit
Clockspeed:33,8 MHz

Applications of MIPS processor

Residential and Small Office

Samsung

Digital Photo Frame

Sony

Media Server Vaio VGX-X90P

Pioneer

Pure Vision U Plasma Television 43" Pure Vision U Plasma Television 50"

Sony

KDP-51WS550 High Definition TV KDP-57WS550 High Definition TV KDP-65WS550 High Definition TV

Hewlet Packard

Color Laser Jet 2500 Laser Printer












II. MIPS Programming Model


- Data Types
- Registers
- Instruction Formats
- MIPS Instruction
- Addressing Mode
- MIPS Assembly program
- MIPSIT

Data Types




Quadword (16 bytes) also used occasionally

MiniMIPS registers hold 32-bit (4-byte) words. Other common data sizes include byte, halfword, and doubleword.



Computer Architecture, Instruction-Set Architecture Slide 9

Instruction Formats



A typical instruction for MiniMIPS and steps in its execution.

MiniMIPS Instruction Formats




Figure 5.4 MiniMIPS instructions come in only three formats: register (R), immediate (I), and jump (J).

Simple Arithmetic/Logic Instructions

Add and subtract already discussed; logical instructions are similar




Figure 5.5 The arithmetic instructions add and sub have a format that is common to all two-operand ALU instructions. For these, the fn field specifies the arithmetic/logic operation to be performed.

Arithmetic/Logic with One Immediate Operand

An operand in the range [-32768, 32767], or [0x0000, 0xffff], can be specified in the immediate field.

```
addi $t0,$s0,61  # set $t0 to ($s0)+61 andi $t0,$s0,61  # set $t0 to ($s0)\wedge61 ori $t0,$s0,61  # set $t0 to ($s0)\vee61 xori $t0,$s0,0x00ff # set $t0 to ($s0)\oplus 0x00ff
```

For arithmetic instructions, the immediate operand is sign-extended





Figure 5.6 Instructions such as addi allow us to perform an arithmetic or logic operation for which one operand is a small constant.

Load and Store Instructions



MiniMIPS 1_W and s_W instructions and their memory addressing convention that allows for simple access to array elements via a base address and an offset (offset = 4i leads us to the ith word).

lw, sw, and lui Instructions




Figure 5.8 The lui instruction allows us to load an arbitrary 16-bit value into the upper half of a register while setting its lower half to 0s.

Initializing a Register

Example 5.2

Show how each of these bit patterns can be loaded into \$s0:

```
0010 0001 0001 0000 0000 0000 0011 1101
1111 1111 1111 1111 1111 1111 1111
```

Solution

The first bit pattern has the hex representation: 0x2110003d

```
lui $s0,0x2110  # put the upper half in $s0
ori $s0,0x003d  # put the lower half in $s0
```

Same can be done, with immediate values changed to <code>0xffff</code> for the second bit pattern. But, the following is simpler and faster:

```
nor \$s0,\$zero,\$zero \#because (0 <math>\lor 0)' = 1
```



5.5 Jump and Branch Instructions

Unconditional jump and jump through register instructions




Figure 5.9 The jump instruction j of MiniMIPS is a J-type instruction which is shown along with how its effective target address is obtained. The jump register (jr) instruction is R-type, with its specified register often being \$ra.

Conditional Branch Instructions

Conditional branches use PC-relative addressing

```
# branch on (\$s1) < 0
bltz $s1,L
beq $s1,$s2,L
                         # branch on (\$s1) = (\$s2)
bne $s1,$s2,L
                         # branch on ($s1)≠($s2)
                                   operand / offset
                       rt
              rs
    op
                            15
  bltz = 1
             Source
                      Zero
                               Relative branch distance in words
                                   operand / offset
                       rt
    op
              rs
                            15
                    1 0 0 1
                            0 0 0 0 0 0 0 0 0 1
            Source 1
                               Relative branch distance in words
   beq = 4
                    Source 2
   bne = 5
```

Figure 5.10 (part 1) Conditional branch instructions of MiniMIPS.



Comparison Instructions for Conditional Branching




Figure 5.10 (part 2) Comparison instructions of MiniMIPS.





Examples for Conditional Branching

If the branch target is too far to be reachable with a 16-bit offset (rare occurrence), the assembler automatically replaces the branch instruction beq \$\$1,\$\$2,\$\$1 with:

```
bne \$s1,\$s2,L2 # skip jump if (s1) \neq (s2)
j L1 # goto L1 if (s1) = (s2)
L2: ...
```

Forming if-then constructs; e.g., if $(i == j) \times = x + y$

```
bne \$s1,\$s2,endif \# branch on i\neq j add \$t1,\$t1,\$t2 \# execute the "then" part endif: ...
```

If the condition were (i < j), we would change the first line to:

Compiling if-then-else Statements

Example 5.3

Show a sequence of MiniMIPS instructions corresponding to:

```
if (i<=j) x = x+1; z = 1; else y = y-1; z = 2*z
```

Solution

Similar to the "if-then" statement, but we need instructions for the "else" part and a way of skipping the "else" part after the "then" part.

```
slt $t0,$s2,$s1  # j<i? (inverse condition)
bne $t0,$zero,else # if j<i goto else part
addi $t1,$t1,1  # begin then part: x = x+1
addi $t3,$zero,1  # z = 1
j endif # skip the else part
else: addi $t2,$t2,-1  # begin else part: y = y-1
add $t3,$t3,$t3  # z = z+z
endif:...</pre>
```





while Statements

Example

```
The simple while loop: while (A[i]==k) i=i+1;
Assuming that: i, A, k are stored in $s1,$s2,$s3
```

Solution

```
loop: add $t1,$s1,$s1 # t1 = 4*i
    add $t1,$t1,$t1 #
    add $t1,$t1,$s2 # t1 = A + 4*i
    lw $t0,0($t1) # t0 = A[i]
    bne $t0,$s3,endwhl #
    addi $s1,$s1,1 #
    j loop #
endwhl: ... #
```

switch Statements

Example

The simple switch

```
switch(test) {
    case 0:
        a=a+1; break;
    case 1:
        a=a-1; break;
    case 2:
        b=2*b; break;
    default:
}
```

Assuming that: test, a, b are stored in \$s1,\$s2,\$s3

```
beq
             s1,t0,case 0
      beq s1,t1,case 1
      beq s1,t2,case 2
             default
      b
case 0:
       addi s2,s2,1
                           #a = a + 1
             continue
      b
case 1:
             s2,s2,t1
                           \#a = a - 1
       sub
             continue
      b
case 2:
       add s3,s3,s3
                           \#b = 2 * b
             continue
      b
default:
continue:
```

The 20 MiniMIPS Instruction Usage op 15 Instructions rt,imm Load upper immediate lui Copy 32 Add add rd, rs, rt Covered So Far 34 Subtract sub rd, rs, rt 42 0 Set less than slt rd, rs, rt Arithmetic 8 Add immediate addi rt, rs, imm 10 Set less than immediate sltí rd, rs, imm 0 36 AND and rd, rs, rt 37 OR rd, rs, rt or 38 XOR rd, rs, rt xor 0 39 NOR rd, rs, rt Logic nor 12 AND immediate andí rt, rs, imm 13 OR immediate ori rt, rs, imm 14 XOR immediate rt, rs, imm xori 35 rt, imm(rs) Load word lw Memory access 43 Store word rt,imm(rs) SW 2 L Jump 0 8 Jump register jr rs Control transfer Branch less than 0 bltz rs,L 4 Branch equal beg rs,rt,L





rs,rt,L

bne

Table 5.1

Branch not equal

5

Pseudoinstructions

- Pseudoinstructions means "fake instruction"
- Pseudoinstructions do not correspond to real MIPS instructions
- The assembler, that converts assembly language programs to machine code, would then translate pseudoinstructions to real instructions, usually requiring at least one on more instructions.
- Example:
 - mov \$rt, \$rs #Copy contents of register s to register t, R[t] = R[s]
 - => real instruction: addi \$rt, \$rs, 0

5.6 Addressing Modes





Figure 5.11 Schematic representation of addressing modes in MiniMIPS.


Procedure & Stack

Procedure call:


Return to call point




Stack



Stack



\$sp and \$fp



Example: \$sp and \$fp

```
proc: sw fp,-4(fsp) # save the old frame pointer
                addi $fp,$sp,0  # save ($sp) into $fp
                addi $sp,$sp,-12 # create 3 spaces on top of stack
                sw $ra,-8($fp) # save ($ra) in 2nd stack element
                 sw $s0,-12($fp) # save ($s0) in top stack element
$sp -
       ($s0)
       (Şra)
       ($fp)
                lw
                    $s0,-12($fp)
                                   # put top stack element in $s0
                    $ra,-8($fp) # put 2nd stack element in $ra
                lw
                addi $sp,$fp, 0  # restore $sp to original state
$fp
                lw $fp,-4($sp) # restore $fp to original state
                 jr
                                   # return from procedure
                     $ra
```

III. MIPSIT User Guide

- MIPSIT IDE + MIPS Simulator
- MIPS assembly program


Instroduce to MIPSIT Studio

 MIPSIT Studio: a tool to edit, compile and simulate programs based on MIPS instruction set.

Installation

- Extract MipsIt.rar to installed folder, "C:\MipsIt" for example. After this step, MipsIt folder will have following structure:
- MipsIt\bin: include execution files, such as
 - Mipslt.exe: an editor and compiler program
 - Mips.exe: a simulator program
 - MipsPipeS.exe: a simple pipeline simulator program
 - MipsPipeXL.exe: a more complicated pipeline simulator program
- •
- MipsIt\include: include header files
- MipsIt\lib: include library files
- •

IDE Basics




IDE Basics

- Files list
- Editor
- Compile, Build
- Upload to Simulator

The Simulator

MIPS.exe



The Simulator

CPU

View/modify the CPU registers.

<u>RAM</u>

View/modify memory, also referred to as the MemView. This unit has most functions of all, for a more detailed description see below.

Console

Standard input/output for programs that use it.

<u>//O</u>

Simulates the 8-bit I/O unit, with 8 switches and 8 LEDs.


D-Cache/I-Cache

Views of the data and instruction caches.

<u>Interrupt</u>


Simulates the interrupt unit, with buttons K1, K2 and the timer.

MIPSIT & MIPS




New project

Add files



- Chú ý: lỗi compile
 - Kiểm tra File/Option
 - Mục Compiler executable
 Trỏ đến \$Root\MipsIT\bin\xgcc.exe
 (Không chứa dấu cách)




MIPS assembly program

```
#include <iregdef.h>
.data
#declare variables
.text
.globl start
.ent start
start:
#main
.end start
.ent CTCon
CTCon:
#procedure
.end CTCon
```

Example: Hello World


```
#include <iregdef.h>
.data
test: .asciiz "Hello World"
.text
.set noreorder
.globl start
.ent start
start:
                   #load the address of test string to a0
  la a0,test
  jal printf
                   #print test tring to console
.end start
```

Pipelined MIPS




Lab 3. Arithmetic & Logical Operation


Bit mask in logical operation



Lab 3. Arithmetic & Logical Operation



Lab 4. Procedure Calls, Assigment 4. n! (stack with n=3)



Lab 5. Character string

Địa chỉ xâu y:

strcpy

```
a1 = 800203c0
Registers
r0/zero=00000000
                 r1/at =000000000
                                  r2/v0 =00000000
                                                    r3/v1
                                                          =0000
      =800203d5
                 65/a1 =800203c0
                                  r6/a2 =00000000
                                                   r7/a3
                                                                                03 E0 00 08
                                                                                            _init_sbrk()
                                                          =00000
                        =800203c6 r10/t2 =00000061
                                                                      800203B0
                                                                                00 00 00 00
                                                   r11/t3 =80020
                                                                                            _init_file()
                                                                                03 E0 00 08
                 r13/t5 =000000000
                                  r14/t6 =000000000
                                                                       800203B4
 16/s0 =00000006
                 r17/s1 =00000000
                                  r18/s2 =00000000
                                                   r19/s3 =00000
                                                                      800203B8
                                                                                00 00 00 00
r20/s4 =00000000
                 r21/s5 =00000000
                                  r22/s6 =00000000
                                                   r23/s7 =00000
                                                                                00 00 00 00
r24/t8 =00000000
                  25/t9 =00000000
                                   r26/k0 =00000000
                                                    r27/k1 =00000
                                                                      800203C0
                                                                                63 6F 70 79 V:
                                                                                                         copy
r28/qp =00000000
                  89/sp =800bbff4
                                   r30/fp =800bc000
                                                    r31/ra =8002
                                                                       800203C4
                                                                                                          xau
                                                                      800203C8
                                                                                20 79 20 64
                                                                                                          y d
pc
       =8002005d
                        =000000000
                                         =00000000
                                                    conf
                                                          =00000
                                                                       800203CC
                                                                                65 6E 20 78
                                                                                                         en x
                     us =00400000
bad va =0000000
                                         =00000000
                                                          =0000
                                                                       80020300
                                                                                61 75 20 78
                                                                                                         au x
                                                                       800203D4
                                                                                   63 6F 70
                                                                                                         .cop
                                  Địa chỉ xâu x:
 s0=6, x[6]=y[6]
                                                                      800203D8
                                                                                79 20 78 61
                                                                                                         y xa
                                                                       800203DC
      Ký tự 'a'
                                 a0 = 800203d5
                                                                      800203E0
                                                                      800203E4
                                                                                00 00 00 00
L1:
                                                                      800203E8
                                                                                00 00 00 00
                                                                       800203EC
add
             t1,s0,a1
                                #address of y[i] in t1
                                                                      800203F0
                                                                                                           s0=6, x[6]=y[6]
                                                                      800203F4
lb
             t2,0(t1)
                                \#t2=y[i]
                                                                                00 00 00 00
                                                                      800203F8
                                                                                                                Ký tư 'a'
             t3,s0,a0
                                #address of x[i] in t3
add
                                                                      800203FC
                                                                                00 00 00 00
             t2,0(t3)
sb
                                #x[i]=y[i]
                                                                      80020404
                                                                                00 00 00 00
                                                                      8002 408
                                                                                00 00 00 00
             t2,zero,L2
                               \#if y[i]==0, go to L2
 beq
                                                                      8001
                                                                                00 00 00 00
                                                                      800
                                                                                00 00 00 00
nop
                                                                       800
                                                                                00 00 00 00
                                                                INOP.
addi
             s0,s0,1
                                \#i = i + 1
                                #go to L1
                                                                   Gõ trực tiếp ngăn nhớ giá trị
                                                                      địa chỉ muốn xem. ví dụ:
 nop
 L2:
                                                                          800203c0 (xâu y)
```