## MIPS32® Instruction Set Quick Reference

- Destination register RD RS, RT RA PC ACC Lo, HI

SOURCE OPERAND REGISTERS
RETURN ADDRESS REGISTER (R31)

- 64-bit accumulator PROGRAM COUNTER

- ACCUMULATOR LOW (ACC<sub>31:0</sub>) AND HIGH (ACC<sub>66:32</sub>) PARTS - SIGNED OPERAND OR SIGN EXTENSION

Unsigned operand or zero extension
Concatenation of bit helds
MIPS32 Release 2 instruction

- ASSEMBLER PSEUDO-INSTRUCTION DOTTED +1 🛇 :: 🕏

Please refer to "MIPS32 Architecture For Programmers Volume II: The MIPS32 Instruction Set" for complete instruction set information.

	Авитн	Arithmetic Operations	
ADD	RD, RS, RT	$R_D = R_S + R_T$ (over	(OVERFLOW TRAP)
ADDI	RD, RS, CONST16	$R_D = R_S + \text{const16}^{\pm}$ (over	(OVERFLOW TRAP)
ADDIU	RD, RS, CONST16	$R_D = R_S + \text{const16}^{\pm}$	
ADDU	RD, RS, RT	$R_{\rm D} = R_{\rm S} + R_{\rm T}$	
CLO	RD, Rs	RD = COUNTLEADINGONES(RS)	
CLZ	RD, Rs	$R_D = CountLeadingZeros(Rs)$	(5)
LA	RD, LABEL	RD = Address(label)	
П	RD, IMM32	$R_D = IMM32$	
LUI	Rb, const16	$R_D = \text{const16} << 16$	
MOVE	RD, Rs	$R_D = R_S$	
NEGU	RD, Rs	$R_D = -R_S$	
${ m SEB}^{ m R2}$	Rb, Rs	$R_D=R_{S_{7:0}}{}^{\scriptscriptstyle \pm}$	
$ m SEH^{R2}$	RD, Rs	$R_D=R_{S_{15:0}}{}^{\scriptscriptstyle\pm}$	
SUB	RD, RS, RT	$R_D = R_S - R_T \qquad (\text{over}$	(OVERFLOW TRAP)
SUBU	RD, RS, RT	$R_{\rm D} = R_{\rm S} - R_{\rm T}$	

	SHIFT AND	SHIFT AND ROTATE OPERATIONS
$ROTR^{R2}$	ROTR <sup>R2</sup> RD, RS, BITS5	$R_D = R_{SBITS5-1.0} :: R_{S31.BITS5}$
$ROTRV^{R2}$	ROTRV <sup>R2</sup> RD, RS, RT	$R_D = R_{SRT4:0-1:0} :: R_{S31:RT4:0}$
SLL	RD, RS, SHIFT5	$R_D = R_S << s_{HIFT} 5$
ATTS	RD, RS, RT	$R_D = R_S << R_{T4:0}$
SRA	RD, RS, SHIFT5	$R_D = R_S^{\pm} >> _{SHIFT} 5$
SRAV	RD, RS, RT	$R_D = R_{S^\pm} >> R_{T4:0}$
SRL	RD, RS, SHIFT5	$R_D = R_S{}^\varnothing >> \text{shift} 5$
SRLV	RD, RS, RT	$R_D = R_S{}^\varnothing >> R_{T_{4:0}}$
	1 T 2000 1 0000 8	

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

	LOGICAL AND	LOGICAL AND BIT-FIELD OPERATIONS
AND	RD, RS, RT	$R_D = R_S & R_T$
ANDI	RD, RS, CONST16	$R_D = R_S \ \& \ \mathrm{const16}^\varnothing$
EXT <sup>R2</sup>	RD, Rs, P, S	$R_S = R_{Sp+S-1,p}^{\varnothing}$
INS <sup>R2</sup>	RD, RS, P, S	$R_{DP+S-1:P} = R_{SS-1:0}$
NOP		No-oP
NOR	RD, RS, RT	$R_D = \sim (R_S \mid R_T)$
NOT	Rb, Rs	$R_D = \sim R_S$
OR	RD, RS, RT	$R_D = R_S \mid R_T$
ORI	RD, RS, CONST16	$R_D = R_S \mid \text{const16}^\varnothing$
WSBHR2	RD, RS	$R_D = R_{523:16} :: R_{531:24} :: R_{57:0} :: R_{515:8}$
XOR	RD, RS, RT	$R_D = R_S \oplus R_T$
XORI	RD, RS, CONST16	$R_D = R_S \oplus const16^{\varnothing}$

J	CONDITION TESTING AN	CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS
MOVN	MOVN RD, RS, RT	IF $R_T \neq 0$ , $R_D = R_S$
MOVZ	MOVZ RD, RS, RT	IF $R_T = 0$ , $R_D = R_S$
SLT	$R_{\rm D}, R_{\rm S}, R_{\rm T}$	$R_D = (R_{\rm S}^{\pm} < R_{\rm T}^{\pm}) \ ? \ 1 : 0$
SLTI	RD, RS, CONST16	Rb, Rs, consr16 $R_D = (Rs^* < consr16^*)$ ? 1:0
SLTIU	RD, RS, CONST16	SLTIU Rb, Rs, const16 $Rb = (Rs^{\varnothing} < const16^{\varnothing})$ ? 1:0
SLTU	$R_{\rm D}, R_{\rm S}, R_{\rm T}$	$R_D = (R_S^\varnothing < R_T^\varnothing) \ ? \ 1 : 0$

Multiply and Divide Operations	[V Rs, Rt] $L_0 = Rs^* / Rt^*$ ; $H_1 = Rs^* Mon Rt^*$	IVU Rs, RT Lo = Rs $^{\varnothing}$ / Rt $^{\varnothing}$ ; Hi = Rs $^{\varnothing}$ MoD Rt $^{\varnothing}$	MADD Rs, RT $Acc += Rs^* \times RT^*$	MADDU Rs, Rt Acc += $Rs^{\circ} \times Rt^{\circ}$	MSUB Rs, RT $Acc = Rs^{*} \times Rt^{*}$	MSUBU Rs, Rt $Acc = Rs^{\varnothing} \times R\tau^{\varnothing}$	UL RD, RS, RT $RD = RS^{\pm} \times RT^{\pm}$	ULT Rs, RT $Acc = Rs^{2} \times Rt^{2}$	MULTU Rs, RT $Acc = Rs^{\varnothing} \times Rt^{\varnothing}$
	DIV	DIVU	MADE	MADE	MSUB	MSUB	MUL	MULT	MULT

DIV	Rs, RT	$L_0 = R_S^{\pm} / R_T^{\pm}$ ; $H_I = R_S^{\pm} \text{ mod } R_T^{\pm}$
DIVU	Rs, Rt	$L_0 = R_S^{\varnothing} / R_T^{\varnothing}$ ; $H_I = R_S^{\varnothing} \text{ mod } R_T^{\varnothing}$
MADD	Rs, Rt	$A_{CC} += R_S^* \times R_{T}^*$
MADDU Rs, Rt	Rs, Rt	$Acc += Rs^{\varnothing} \times RT^{\varnothing}$
MSUB	Rs, Rt	$A_{CC} -= R_S^{\pm} \times R_T^{\pm}$
MSUBU Rs, RT	Rs, Rt	$Acc = Rs^{\varnothing} \times RT^{\varnothing}$
MUL	RD, RS, RT	$R_D = R_S^{\pm} \times R_T^{\pm}$
MULT	Rs, RT	$Acc = Rs^{\ddagger} \times RT^{\ddagger}$
MULTU	Rs, Rt	$Acc = Rs^{\varnothing} \times R\tau^{\varnothing}$
	ACCUMULAT	ACCUMULATOR ACCESS OPERATIONS
MFHI	RD	$R_D = H_I$
MFLO	Ro	$R_D = L_O$
MTHII	Rs	$H_I = R_S$
MTLO	Rs	$L_0 = R_S$

	JUMPS AND BRANC	JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)
B	оғ18	$PC = OFF18^{\pm}$
BAL	он18	$R_A = PC + 8$ , $PC += OFF18^{\pm}$
BEQ	Rs, Rt, off18	IF $R_S = R_T$ , $PC += OFF18^{\pm}$
BEQZ	Rs, off18	IF $R_S = 0$ , $PC += OFF18^{\pm}$
BGEZ	Rs, off18	IF $R_S \ge 0$ , PC += OFF18*
BGEZAL	Rs, off18	$R_A = PC + 8$ ; if $R_S \ge 0$ , $PC \mathrel{+}= \mathrm{OFF18}^\pm$
BGTZ	Rs, off18	IF $R_S > 0$ , $PC += OFF18^{\pm}$
BLEZ	Rs, off18	IF $R_S \le 0$ , PC += OFF18*
BLTZ	Rs, off18	IF $R_S < 0$ , $PC += OFF18^{\pm}$
BLTZAL Rs, off18	Rs, off18	$R_A = PC + 8$ ; if $R_S < 0$ , $PC \mathrel{+}= \mathrm{OFF18}^{\pm}$
BNE	Rs, Rt, off18	IF Rs $\neq$ RT, PC += OFF18*
BNEZ	Rs, off18	IF $R_S \neq 0$ , $PC += OFF18^{\pm}$
J	ADDR28	$PC = PC_{31:28} :: \mathtt{ADDR28}^\varnothing$
JAL	ADDR28	$R_A = PC + 8; \ PC = PC_{31:28} :: \texttt{Addr}28^\varnothing$
JALR	Rb, Rs	$R_D = PC + 8$ ; $PC = R_S$
JR	Rs	PC = Rs

	LOAD AN	Load and Store Operations
LB	RD, OFF16(RS)	$R_D = \text{MEM}8(R_S + \text{OFF}16^{\pm})^{\pm}$
LBU	RD, OFF16(RS)	$R_D = \text{Mem} 8 (R_S + \text{OFF} 16^{\pm})^{\varnothing}$
ΤΉ	RD, OFF16(RS)	$R_D = \text{MEM} 16(R_S + \text{OFF} 16^{\pm})^{\pm}$
THU	RD, OFF16(RS)	$R_D = _{MEM} 16 (R_S + _{OFF} 16^{\pm})^{\varnothing}$
ΓM	RD, OFF16(RS)	$R_D = \text{MEM32}(R_S + \text{OFF16}^{\pm})$
LWL	RD, OFF16(RS)	$R_D = LoadWordLett(Rs + off16^*)$
LWR	RD, OFF16(RS)	$R_D = LoadWordRight(Rs + off16^{\pm})$
SB	$Rs,\mathrm{off}16(R\tau)$	$\text{mem8}(R_T + \text{off1}6^{\pm}) = R_{5_{7.0}}$
HS	Rs, off16(Rt)	$\text{MEM}16(\text{RT} + \text{OFF}16^{*}) = \text{RS}_{15:0}$
SW	Rs, off16(Rt)	$\text{MEM}32(\text{RT} + \text{OFF}16^{\pm}) = \text{Rs}$
SWL	$Rs,\mathrm{off}16(R\tau)$	StoreWordLeft(Rt + off16*, Rs)
SWR	Rs, off16(Rt)	StoreWordRight(Rt + off16*, Rs)
ULW	RD, OFF16(RS)	$R_D = \text{UNALIGNED\_MEM} 32(R_S + \text{OFF} 16^{\pm})$
MSM	Rs, OF16(R1)	UNALIGNED_MEM $32(R_T + off16^2) = R_S$

Atomic Read-Modify-Write Operations	$R_D = \text{mem32}(R_S + \text{off16}^{\pm}); \text{link}$	If Atomic, mem32(Rs + off16*) = Rd; $R_D = A_{TOMIC}~?~1:0$
A TOMIC READ-N	L RD, OFF16(RS)	SC RD, OFF16(RS)

		Registers
0	zero	Always equal to zero
1	at	Assembler temporary; used by the assembler
2-3	v0-v1	Return value from a function call
4-7	a0-a3	First four parameters for a function call
8-15	t0-t7	Temporary variables; need not be preserved
16-23	20-s7	Function variables; must be preserved
24-25	t8-t9	Two more temporary variables
26-27	k0-k1	Kernel use registers; may change unexpectedly
28	gg	Global pointer
29	ds	Stack pointer
30	8s/dj	Stack frame pointer or subroutine variable
31	ra	Return address of the last subroutine call

## DEFAULT C CALLING CONVENTION (032)

### Stack Management

- The stack grows down.
- Subtract from \$sp to allocate local storage space.
- Restore \$sp by adding the same amount at function exit.
   The stack must be 8-byte aligned.
- Modify \$sp only in multiples of eight.

### **Function Parameters**

- Every parameter smaller than 32 bits is promoted to 32 bits.
  - First four parameters are passed in registers \$a0-\$a3.
    - 64-bit parameters are passed in register pairs:
      - Little-endian mode: \$a1:\$a0 or \$a3:\$a2.
- Every subsequent parameter is passed through the stack. Big-endian mode: \$a0:\$a1 or \$a2:\$a3.
  - Assuming \$sp was not modified at function entry. First 16 bytes on the stack are not used.
- The 1st stack parameter is located at 16(\$sp).
   The 2nd stack parameter is located at 20(\$sp), etc.
- 64-bit parameters are 8-byte aligned.

#### Return Values

- 32-bit and smaller values are returned in register \$v0.
  64-bit values are returned in registers \$v0 and \$v1:
  - Little-endian mode: \$v1:\$v0.
    - Big-endian mode: \$v0:\$v1.

	Cached	Cached	Uncached	Cached	Cached
SS SPACE	Mapped	Mapped	Unmapped	Unmapped	Mapped
MIPS32 VIRTUAL ADDRESS SPACE	0xFFFF.FFFF	ksseg 0xC000.0000 0xDFFF.FFFF	kseg1 0xA000.0000 0xBFFF.FFF Unmapped		0x0000.0000 0x7FFF.FFFF
MIPS	kseg3 0xE000.0000 0xFFFF.FFF	0xC000.0000	0xA000.0000	kseg0 0x8000.0000 0x9FFFFFF	0x0000.0000
	kseg3	ksseg	kseg1	kseg0	nsed

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

# READING THE CYCLE COUNT REGISTER FROM C

```
asm volatile("mfc0 %0, $9" : "=r" (cc));
unsigned mips_cycle_counter_read()
                                                                                 return (cc << 1);
                                           000
                                         unsigned
```

#### II ч if yes, return ASSEMBLY-LANGUAGE FUNCTION EXAMPLE #### ., م \$10 (Q \$a1 int r = (a < b)? b: return r; # int asm\_max(int a, int \$v0, \$a0 \$t0, \$a0, \$v0, \$a1, noreorder nomacro asm\_max asm\_max asm max Şra .global text. .set .ent .set move movn end. max: slt jr asm

## C / ASSEMBLY-LANGUAGE FUNCTION INTERFACE

```
int x = asm_max(10, 100);
int y = asm_max(200, 20);
printf("%d \frac{2}{3}d\n", x, y);
                                                  int asm max(int a, int b);
#include <stdio.h>
                                                                                                 int main()
```

# INVOKING MULT AND MADD INSTRUCTIONS FROM C

```
long long acc = (long long) a[0] * b[0]; for (i = 1; i < n; i++)
                                                                                                                acc += (long long) a[i] * b[i];
return (acc >> 31);
int dp(int a[], int b[], int n)
                                                 int i;
```

# Atomic Read-Modify-Write Example

```
# store cond'l
# loop if failed
           load linked
                       increment
         $t0, 0($a0) # $t1, $t0, 1 # $t1, 0($a0) $t1, atomic_inc #
atomic_inc:
                    addiu
                                sc
begz
```

NOTE:	Accessing Unaligned $m{D}$ ata note: ULW and USW automatically generate appropriate code	ALLY GENE	ATA RATE APPROPRIATE CODE
T'	LITILE-ENDIAN MODE	7	BIG-ENDIAN MODE
LWR	Rb, OFF16(Rs)	LWL	Rb, оғ16(Rs)
LWL	Rb, OFF16+3(Rs)	LWR	Rb, оғ16+3(Rs)
SWR	RD, OFF16(Rs) RD, OFF16+3(Rs)	SWL	RD, OFF16(Rs)
SWL		SWR	RD, OFF16+3(Rs)

## ACCESSING UNALIGNED DATA FROM C

```
unaligned *uptr = (unaligned *)ptr;
                                          int u;
__attribute__((packed)) unaligned;
                                                                                                                                     int unaligned load(void *ptr)
                                                                                                                                                                                                        return uptr->u;
typedef struct
```

Д

# MIPS SDE-GCC COMPILER DEFINES

mips	MIPS ISA (= $32$ for MIPS32)
mips_isa_rev	MIPS ISA Revision (= 2 for MIPS32 R2)
mips_dsp	DSP ASE extensions enabled
MIPSEB	Big-endian target CPU
MIPSEL	Little-endian target CPU
MIPS_ARCH_CPU	Target CPU specified by -march=CPU
MIPS TUNE CPU	Pipeline tuning selected by -mtune=CPU

- Many assembler pseudo-instructions and some rarely used machine instructions are omitted.
- The C calling convention is simplified. Additional rules apply when passing complex data structures as function parameters.
- The examples illustrate syntax used by GCC compilers. Most MIPS processors increment the cycle counter every other
  - cycle. Please check your processor documentation.