Resistor Indust | IVR-LDO: self-biased 1.8 V -> 1.2 V rail







Actual OP / AC / transient: 9 completed runs

MOS condition	DC VOUT (V)	Dip (mV)	2% settle (us)	Heavy eta (%)
TT / 1.8 V / 27 C	1.2038	73.19	1.60	61.76
SS / 1.6 V / 85 C	1.2035	78.69	1.86	70.07
FF / 1.8 V / -40 C	1.2044	65.90	1.55	62.03

Actual SKY130 MOS / ngspice samples. Ideal R/C, external VREF and enable. Three combined MOS corners only.
Efficiency includes DUT VDD current; external reference/driver power excluded. No loop-margin, PEX or manufacturing signoff.