

Advanced Electronic Devices - 2003 Answers

- 1.a) (GaAs) MESFET (Metal Semiconductor Field Effect Transistor)
 - b) R. GaAs layer
 - c) Gate recess allows to reduce the contact resistance of the source & drain by the Hick nt GaAs layer, while keeping the required threshold woltage.
 - d) (i) ORmic contact



(ii) Schottky contact



e) For depletion mode operation in n-channel device, the value of the threshold voltage $V_{th} \leq 0$. At $V_{th} = 0$ channel just depleted => a_{min} (minimum channel width).

Expression of threshold woltage:

$$V_{th} = V_{bi} - \frac{e N_D a^2}{2 \mathcal{E}_S \mathcal{E}_S}$$

$$V_{th} = (\phi_b - \phi_n) - \frac{e N_D a^2}{2 \mathcal{E}_S \mathcal{E}_S}$$

$$V_{th} = 0 = 0$$
 $a_{min}^2 = \frac{2(\phi_b - \phi_n)\varepsilon_0 \varepsilon_s}{e ND}$

Para inpin

$$\frac{\Phi_{n}}{e} = \frac{E_{c} - E_{F}}{e}$$

$$\frac{E_{c} - E_{F}}{e} = \frac{kT}{e} \ln \left[\frac{N_{c}}{n} \right] \stackrel{\sim}{=} \frac{kT}{e} \ln \left[\frac{N_{c}}{N_{D}} \right]$$

$$\frac{\Phi_{n}}{e} = \frac{kT}{e} \ln \left[\frac{N_{c}}{N_{D}} \right] \stackrel{\sim}{=} \frac{kT}{e} \ln \left[\frac{N_{c}}{N_{D}} \right]$$

$$\frac{\Phi_{n}}{\Phi_{n}} = \frac{kT}{e} \ln \left[\frac{N_{c}}{N_{D}} \right] = 0.04 V$$


$$\frac{\Phi_{n}}{\Phi_{n}} = 0.026 \ln \left[\frac{4.7 \ln^{7} cm^{-5}}{10^{17} cm^{-5}} \right] = 0.04 V$$

$$\frac{\Phi_{n}}{\Phi_{n}} = 3.57 - 3.05 = 0.52 V$$


$$\frac{Q_{min}}{16 \ln^{-19} C \ln^{7} cm^{-3}}$$

$$\frac{Q_{min}}{R_{c}} \stackrel{\sim}{=} 7.59 \ln^{6} cm = 75.9 \text{ nm}$$

- 2. a) by dry thermal oxidation in oxygen almosphere
 - b) to ensure good offmic contact (low contact resistance.
 - c) (1) at source side



(ii) at drain side (Note; pinch-off@drainside)



d) Velocity saturation will occur before the voltage VAS is equal to VDS = VGS. Vth. This results in:

1º1 Saturation of the current Ins will happen @ VDs values lower than VDs = VGs - Vth for pinch - 38

29 The current IDS will be lower for the same VDS value

e) For
$$V_{DS} = 2V > V_{CS} - V_{T} = 2 - i = 1V$$

$$\Rightarrow \text{ Saturation}$$

$$I_{DS} = \underbrace{\text{Me W Gox}}_{L} \left[(V_{CS} - V_{EN}) V_{DS} - \underbrace{V_{OS}^{2}}_{2} \right]$$

In saturation $V_{DS} = V_{CS} - V_{Th}$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left[(V_{CS} - V_{Th})^{2} \right]}_{2L}$$

Intrinsic branscenductance

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left[(V_{CS} - V_{Th})^{2} \right]}_{2L}$$

Intrinsic transcenductance is caused by Doltacy drop ackess $R_{S} = \underbrace{I_{DS}}_{2L} R_{S}$

$$I_{DS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{Th} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$


$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$

$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$


$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox}}_{2L} \left(V_{CS} - V_{CS} \right)}_{2L}$$


$$I_{OS} = \underbrace{\underbrace{\text{Me W Gox$$

3. a) SiMOX allow a good control of the thickness of the Si gilm on top of the buried oxide.




c) + Parasitic capacitances due to the offic contacts (S&D)






- * The capacitance Cds in the bulk is non-excistent in SOI.
- d) Because leakage awarent points via the substrate are non-existent in SOI.
- e) (i) &



L = gatelength (= height of gin)

(111) If the width of the fin is sufficiently small, a fully depleted structure results, then no charge redistributions can occur in the undepleted pauls of the fin which might influence the threshold voltage. If the width of the fin is narrow, a better gate control results.

- 4. a) A composition gradient in the base adds drift to the usual diffusion current only => the transit time through the base reduces, therefore cut-off frequency increases.
 - b) The gain of a bipdax transistor is limited by the amount of carriers (holes in an npn transistor) flowing out of the base into the emitter. In an HBT the potential backier in the valence band is larger than in a BIT. Therefore the emitter injection efficiency in an HBT is larger than in a BIT and thus also the gain.



d) Emitter current crowding. Due to the voltage drap in the base region, the voltage at the centre of the emitter contact is smaller than at the edge. This means that the current will mainly flow the edge of the emitter.

e)
$$\beta_{BJT} = \frac{\mu_e L_E N_{DE}}{\mu_R W_B N_{AB}}$$

$$\beta_{HBT} = \beta_{BJT} \exp\left(\frac{\Delta E_g}{kT}\right)$$

$$\beta_{BJT} = \delta 0 \implies \beta_{BJT} = \delta 0$$

$$\frac{2 \cdot 10^{-4} \cdot 10^{18}}{W_B N_{AB}} = 50 \implies W_B N_{AB} = 4 \cdot 10^{12} \cdot cm^{-2}$$


Page 7 of 10

= D general expression: Chiff =
$$G W_b^2$$
. Te
= D $\int_{-12}^{2} F = G W_b^2 \int_{-12}^{2} A$
 $\int_{-12}^{12} F = G W_b^2 \int_{-12}^{2} A$

$$W_{b}$$
. $N_{AB} = 4 10^{12} \text{ cm}^{-2}$
 $N_{AB} = 4 10^{12} \text{ cm}^{-2} = 4 10^{16} \text{ cm}^{-3}$
 $N_{AB} = 4 10^{16} \text{ cm}^{-3}$
 $N_{AB} = 4 10^{16} \text{ cm}^{-3}$

Base doping

Base spreading resistance




$$V_{bb} = \frac{1}{V_{base}} \frac{dEB}{V_{B}. te}$$

$$V_{bib} = \frac{1}{e N_{AB} N_{B}} \frac{dEB}{N_{B}} = \frac{1}{e N_{AB} N_{B}} \frac{1}{4 i0^{12} 500 i0^{2}} = 62.5 \Omega$$

$$V_{bib} = 62.5 \Omega$$

- 5. (a) portable applications (e.g. computers, mobile phones.) work on batteries and need low power consuming circuits. In sub-threshold: currents 2 voltages are small
 - (b) Because below threskold, diffusion aurrorks become important. These diffusion aurrents are due to charge gradients along the channel.
 - (c) The sub-threshold wolvage swing is the maximum gave wolvage swing for which the log IDs in Sub-threshold is linear.
 - (d) Because off-current are lower in SOI
 - (e) In sub-threshold operation the mobility of the carriers is decreasing, decreasing the FET performance. The carrier mobility is buried channel Si SiGE FETS is 1º1 higher for all Vos compared to Si FETS 2º1 the degradation of the carrier mobility in sub-threshold is less fast than for the Si FETS



_s the gate is tied to the bulk

(ii) In this device the threshold walkage is a function of the gate walkage. As the gate walkage increases the threshold walkage deaps resulting in a Righer current drive for low supply walkages. On the other Rand, V7 is Righ at V6s = 0, therefore leakage current is low.

The sub-threshold swing reaches its ideal value.

