## IMPERIAL COLLEGE LONDON

## DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2005**

EEE/ISE PART I: MEng, BEng and ACGI

**Corrected Copy** 

#### **ANALOGUE ELECTRONICS 1**

Friday, 3 June 10:00 am

Time allowed: 2:00 hours

There are FOUR questions on this paper.

Q1 is compulsory. Answer Q1 and any two of questions 2-4. Q1 carries 40% of the marks. Questions 2 to 4 carry equal marks (30% each).

Any special instructions for invigilators and information for candidates are on page 1.


Examiners responsible

First Marker(s):


A.S. Holmes, A.S. Holmes

Second Marker(s): S. Lucyszyn, S. Lucyszyn

- 1. This question is compulsory. You should attempt all six parts. State clearly any assumptions made in your calculations.
  - a) For the BJT in Figure 1.1, choose the values of  $R_B$  and  $R_C$  to give a collector current of 1 mA and a collector voltage of +5 V.



b) Determine the drain current and drain voltage of the MOSFET in Figure 1.2. What is the minimum supply voltage for which the MOSFET will remain active?



Show that the output current I of a simple BJT current mirror comprising two matched transistors is related to the input current I<sub>REF</sub> by the following equation:

$$I = \frac{I_{REF}}{1 + 2/\beta}$$
 [4]

d) Sketch circuits showing a Class B push-pull output stage and one possible configuration for a Class AB push-pull output stage. Explain briefly the advantages of the Class AB configuration. [10]

# Question 1 continues on the next page...

## Question 1 continued:

e) Figure 1.3 shows an n-channel, depletion mode MOSFET connected as an active load. Sketch the I-V characteristic of this device for  $V \ge 0$ , and annotate your graph to identify clearly the triode and active regions.




Figure 1.3 [5]

1) Using the resistance reflection rule, or otherwise, determine the small-signal output resistance of the circuit in Figure 1.4.




Figure 1.4 [7]

Analogue Electronics I Page 2 of 5

- 2. The signal v<sub>s</sub> from a high-impedance source is to be amplified using a simple amplifier based on an n-channel enhancement mode MOSFET, as shown in Figure 2.1.
  - a) Determine the quiescent values of the drain current and drain voltage, and show that the MOSFET is saturated under quiescent conditions. State clearly any assumptions made in your calculations. [10]
  - b) Draw a small-signal equivalent circuit of the amplifier, and calculate its small-signal voltage gain. Also calculate the small-signal input resistance of the amplifier, taking into account the bias resistors, and hence determine the overall in-circuit voltage gain  $v_{out}/v_s$  in the mid-band i.e. at frequencies for which the coupling capacitor C is effectively short-circuit. [15]
  - By what ratio would the gain  $v_{out}/v_s$  be increased if the 10 k $\Omega$  resistor were replaced by a depletion type active load with an Early voltage of 80 V, assuming the same quiescent current? [5]




Figure 2.1

3. This question relates to the Wilson current mirror shown in Figure 3.1. You may assume that the three transistors are matched.





Figure 3.1

a) By applying Kirchhoff's current law at node A, and making use of the fact that Q1 and Q2 form a simple BJT current mirror, show that the currents I and I<sub>REF</sub> are related as follows:

$$\frac{I_{REF}}{I} = \left(1 + \frac{2}{\beta(\beta + 2)}\right) \approx 1 + 2/\beta^2$$
 [10]

b) Draw a small-signal equivalent circuit (SSEC) of the simple BJT current mirror formed by Q1 and Q2, and show that, by assuming  $r_{be} >> 1/g_m$  and neglecting output resistances, it can be reduced to the following approximate form:



Draw a small-signal equivalent circuit of the complete Wilson current mirror, including the output resistance of Q3, but using the SSEC given in part b) to represent Q1 and Q2. By applying a test signal to the output terminal, or otherwise, show that the small-signal output resistance R<sub>o</sub> of the circuit you have drawn is:

$$R_{o} = \left[1 + \frac{1}{2} \left(\beta + \frac{1}{g_{m} r_{o}}\right)\right] r_{o} \approx \frac{1}{2} \beta r_{o}$$
 [10]

- 4. Figure 4.1 shows a differential amplifier in which all four transistors are matched. You may neglect base currents in any large-signal calculations, and in parts a), b) and c) you may assume that the transistors have infinite output resistance.
  - Choose the value of R to give a tail current of I = 0.5 mA. Assuming this value of R, what is the quiescient output voltage of the circuit when  $V_{IN1} = V_{IN2}$  and all transistors are active? [6]
  - Show that, provided none of the transistors enters saturation, the output voltage  $V_{OUT}$ , for arbitrary  $V_{IN1}$  and  $V_{IN2}$ , may be expressed as:

$$V_{OUT} = \frac{10}{1 + \exp(-40V_{D})}$$
 [10]

where  $V_D = V_{IN1}-V_{IN2}$  is the differential input voltage.

- By evaluating  $d(V_{OUT})/dV_D$  at  $V_D=0$ , or otherwise, determine the small-signal differential gain of the amplifier. Also calculate the differential input resistance for small signals if  $\beta=200$ . [10]
- d) What will be the common-mode rejection ratio of the amplifier if the transistors have an Early voltage of 100 V? You may neglect the output resistances of Q1 and Q2 when evaluating the common-mode gain. [4]




Figure 4.1

Master

2005 E1.4 - Analogue Electronier 1 - Sozutions.

1 (a) For 
$$I_c = 1 \text{ mA}$$
 require  $I_B = \frac{1 \text{ mA}}{100} = 10 \text{ pA}$ 

$$I_B = \frac{V_C - V_B}{R_B} \implies R_B = \frac{5 - 0.7}{10.5} = \frac{430 \text{ k/L}}{10.5}$$

Re carries emitter current => Re = 
$$\frac{10-5}{1\text{mA}} \times \frac{100}{101} = \frac{4.95 \text{ k} \Omega}{100}$$

Assumed Vec = 0.7 V

[6]

From ①,② ID =  $Vs/Rs = \frac{75 \mu A}{15 \mu A}$  and  $V_3 = 5 - 1.5 = \frac{3.5 V}{15 \mu A}$ Check mode =  $V_{DS} = 3.5 - 1.5 = 2$ ,  $V_{QS} - V_{E} = -1.5 - 2 = 40.5$  $\Rightarrow$  Active assumption was correct.

Min supply voltage is when VDS = 0.5V, in which case  $V_{SUSS} = V_S + V_{DS} + IDR_D = 1.5 + 0.5 + 1.5 = 3.5V$  [8]


$$I_{REF} = I_{c} + 2I_{g} \qquad (kcl at LHS)$$


$$= I_{c} \left(1 + \frac{2}{\beta}\right)$$

$$I = I_{c} = I_{REF} / \left(1 + \frac{2}{\beta}\right) \qquad [4]$$

(d) Class B:


C'ass AB: (one possible soln)





contid ...

1 (d) contid Main advantage of class AB over class B is that
cross-over distortion is much linear because at least
one of transister is conducting at all times. Advantage
over class A is lower power consumption [10]



(f) using resistance reflection rule:

$$R_0 = \frac{R_S + \Gamma_{H}}{(1+\beta)} = \frac{R_S}{(1+\beta)} + \Gamma_e$$

where  $R_S = S_S_{CC}$  resistance = 10 keV.  $R_S = S_{S_S_{CC}}$  resistance =  $V_{T/I_S} = \frac{25 \, \text{mV}}{40.000} = 2.5 \, \text{A}$ 

$$\Rightarrow R_0 = \frac{10h}{101} + 2.5 = \frac{101.5}{101} \Lambda$$
 [7]

[5]

Z(a) Iq = 0 => Blue network imposes constraint 
$$Vq = VD/2$$

Know that  $Vq > VE$  (Since, if FET were not conductif,

 $Vq$  would be  $+5V$  which would not be self-consistent)

and  $VD = 2Vq > Vq - VE => FET$  is  $\frac{ACTIVE}{RD}$ 

\* In satisfies:  $ID = \frac{+10 - VD}{RD} = K(\frac{VD}{2} - VE)^2$ 

$$KR_{0} = 4V \Rightarrow V_{0}^{2} - 7V_{0} + 6 = 0$$
,  $V_{0} = 1$  or  $V_{0} = 6$ 

$$T_{0} = \frac{10 - 6}{10 \text{ m}} = \frac{0.4 \text{ mA}}{10 \text{ m}}$$

[10]

\* Neglecting bias network here is

Reg.

(b) 
$$v_s \uparrow \bigcirc$$

Reg.

Vin [ ] Reg. garvia ]  $\bigcirc$ 

[ ] Vork

$$g_{n} = 2\sqrt{kJ_{D}} = 0.8 \text{ mA/V}$$
,  $r_{0} = \frac{v_{0}/r_{D}}{200 \text{ kg}} = 200 \text{ kg}$   
 $R_{D} = 10 \text{ kg}$ ,  $R_{q} = 20 \text{ mg}$ .  $\Rightarrow$   $A_{V} = -\frac{7.61}{2}$ 

$$\frac{Vin - Vout}{Rq} = \frac{Vin(1 - Av)}{Rq} \Rightarrow \frac{Vin/i}{Rq} = \frac{Rq}{(1 - Av)} = \frac{2.08 \text{ M}\Omega}{2.08 \text{ M}\Omega}$$

Overett gair: 
$$\frac{Val}{Vs}$$
: Av  $\times \frac{Rin}{Rin} = -\frac{7.26}{Rin}$  [15]

(c) with active load 
$$R_0 \rightarrow V_{RE}$$
 = 200 k  $\Omega$ 

$$\Rightarrow A_V \rightarrow -(g_m - V_{RE})(r_0/2 || R_0) = -79.6$$

$$R_{in} \rightarrow 248 \text{ K}\Omega$$

overall gain Nort -> Ar × Rin = -56.7

Rin + Rs

Ratio : 
$$\frac{56.7}{2126}$$
 = 7.8

3 (a) KCL at A: IREC = 
$$I_{g3} + I_{c1} = I_{f} + I_{c1} ... 0$$

Q1, Q2 form CM =>  $I_{c1} = \frac{I_{c3}}{1 + 2/\beta} = \frac{I}{\alpha} \cdot \frac{1}{(1 + 2/\beta)} ... 0$ 

Q1, Q2 form CM =>  $I_{c1} = \frac{I_{c3}}{1 + 2/\beta} = \frac{I}{\alpha} \cdot \frac{1}{(1 + 2/\beta)} ... 0$ 

Q1 =>  $I_{c2} = \frac{I}{\beta} + \frac{(R+1)!}{\beta!} \cdot \frac{1}{1 + 2/\beta}$ 

=  $\frac{(2+\beta) + \beta(\beta+1)}{\beta!} = \frac{\beta^2 + 2\beta + 2}{\beta(2+\beta)}$ 

=  $1 + \frac{Z}{\beta(\beta+2)} = \frac{1}{\beta(2+\beta)} \cdot \frac{2}{\beta(2+\beta)}$ 

[10]

(b) SSEC:

Q1 |  $I_{c2} = I_{c3} =$ 

(c) 
$$i_b$$
 $i_{x}$ 
 $i_{x}$ 
 $i_{y}$ 
 $i_{y}$ 

$$ix = \frac{\sqrt{x - ve}}{r_0} + \beta ib = \frac{\sqrt{x} - \frac{ie}{gmr_0} - \beta ie}{gmr_0} - \beta ie$$

$$ix = \frac{\sqrt{x} - ve}{r_0} + \beta ib = \frac{\sqrt{x}}{r_0} - \frac{ie}{gmr_0} - \beta ie$$

$$ix = \frac{\sqrt{x} - ve}{r_0} + \beta ib = \frac{\sqrt{x}}{r_0} - \frac{ie}{gmr_0} - \beta ie$$

$$\frac{\sqrt{x}}{\sqrt{x}} \cdot Ro = ro \left[ 1 + \frac{p}{2} + \frac{1}{2g_m r_0} \right] \approx \frac{r_0 p}{2}$$

$$\lim_{n \to \infty} \frac{p}{p} = ro \left[ 1 + \frac{p}{2g_m r_0} \right] \approx \frac{r_0 p}{2}$$

$$\lim_{n \to \infty} \frac{p}{p} = ro \left[ 1 + \frac{p}{2g_m r_0} \right] \approx \frac{r_0 p}{2}$$

4. (a) Assuming ideal current mirror 
$$I=(0-Vez)/R$$

$$V_{B3} \simeq -9.3V \text{, so for } I=0.5\text{ mA} \text{ require } R=\frac{19.6\text{ kA}}{2}$$
when  $V_{ENE}=V_{ENE}$ ,  $I_{C1}=I_{C2}=I_{C2}=0.25\text{ mA}$ 

$$V_{OVT}=+10-I_{C2}\times20K=\frac{+5V}{2}$$

(b) Large signal equal for Q1 
$$\neq$$
 Q2 (L = R) are:
$$I_{C1} = I_{S} \exp\left(\frac{V_{IN1} - V_{E}}{V_{+}}\right) - 0 \qquad I_{C2} = I_{S} \exp\left(\frac{V_{IN2} - V_{E}}{V_{+}}\right) - 0$$

where  $V_E = (comman) emitter voltage of Q1/Q2$   $O/O = Ter/I_{CZ} = exp(V_0/V_T)$   $V_C = AT comman emitter: I_C + I_{CZ} = I$   $O = I_{CZ} = I_{$ 

=) 
$$V_{OVT} = 10 \left[ 1 - \frac{1}{1 + \exp(\frac{V_D}{V_T})} \right] = \frac{10}{1 + \exp(-40V_D)}$$
  
Since  $V_T = \frac{1}{40} V$  [10]

(c) From given equation 
$$\frac{dV_{out}}{dV_{out}} = \frac{-10}{[1 + \exp(-40V_0)]^2} - 40 \exp(-40V_0)$$
Evaluately at  $V_0 = 0$  =)  $A_V = \frac{+100}{}$ 

Differented the testitude is 
$$R_i = 2\Gamma_{be} = \frac{2\beta}{gm} = \frac{2\beta Vr}{Je}$$

where  $I_c = 0.25 \text{ mA}$ 

$$\Rightarrow R_i = 40 \text{ K}\Omega$$
[10]

(d) Common mode gain depth) on count minor of notion [64]

For this cet (C.E. amp 
$$\equiv RE$$
)

$$Re \int V_{out} = -\frac{Rc}{2 \cdot 64} = -\frac{Rc}{2 \cdot 74} =$$