

UNIVERSITY OF LONDON  
IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE

EXAMINATIONS 1997

BEng Honours Degree in Computing Part III  
BEng Honours Degree in Information Systems Engineering Part III  
MEng Honours Degree in Information Systems Engineering Part III  
MSc Degree in Advanced Computing  
for Internal Students of the Imperial College of Science, Technology and Medicine

*This paper is also taken for the relevant examinations for the  
Diploma of Membership of Imperial College  
Associateship of the City and Guilds of London Institute*

PAPER 3.18 / I3.4

CUSTOM COMPUTING

Friday, May 2nd 1997, 2.30 - 4.30

*Answer THREE questions*

For admin. only: paper contains 4  
questions

- 1a Provide a recursive definition of  $\text{row}_n R$ . Express  $\text{rdl}_n R$  using  $\text{row}_n R$ .
- b Provide a recursive definition of  $\text{rdl}_n R$ . What method will you use to prove that your definition is compatible with the description of  $\text{rdl}_n R$  in part a? (You do not need to carry out the proof.)
- c Recall that:

$$\begin{array}{ccc} \langle x, y \rangle & \pi_2 & y \\ \langle x, \langle y_1, y_2, \dots, y_n \rangle \rangle & \text{apl}_n & \langle x, y_1, y_2, \dots, y_n \rangle \end{array}$$

Provide two designs,  $\text{sum1}_n$  and  $\text{sum2}_n$ , for summing a list of  $n$  numbers using a network of two-input adders described by  $\text{rdl}$ .  $\text{sum1}_n$  should involve  $\pi_2$ , while  $\text{sum2}_n$  should involve  $\text{apl}$  (or suitably reflected versions of these components). Explain the strengths and limitations of  $\text{sum1}_n$  and  $\text{sum2}_n$ .

- d A combinational design means that a computation will be completed within each clock cycle, and no information will be passed between cycles. Provide a combinational design  $IP_m$  for computing the inner product of two vectors of length  $m$  using  $\text{sum1}_m$ .
- e Provide a combinational design  $MV_{m,n}$  for multiplying an  $m$  by  $n$  matrix and an  $n$ -element vector. Your design should involve  $IP_n$ , and the wiring component  $\text{dstl}_m$  which is given by

$$\langle x, \langle y_1, y_2, \dots, y_m \rangle \rangle \text{dstl}_m \langle \langle x, y_1 \rangle, \langle x, y_2 \rangle, \dots, \langle x, y_m \rangle \rangle$$

At each cycle, the matrix is represented as a list of lists, with the first list corresponding to the top row in the matrix, while the vector is represented as a list, with the first element corresponding to the top element of the vector. Show that your design produces the correct answer for the matrix  $\langle \langle a, b, c \rangle, \langle d, e, f \rangle \rangle$  and the vector  $\langle p, q, r \rangle$ .

- f Find  $A$  and  $B$  such that the design  $MM_n$ , given by

$$MM_n = \text{snd } A ; B ; \text{map}_n MV_{n,n}$$

corresponds to a combinational design for multiplying two  $n$  by  $n$  square matrices. Show that your design produces the correct answer for the matrices  $\langle \langle a, b \rangle, \langle c, d \rangle \rangle$  and  $\langle \langle p, q \rangle, \langle r, s \rangle \rangle$ .

The six parts carry, respectively, 15%, 15%, 20%, 15%, 15% and 20% of the marks.

2a The component  $zip_n$  is given by

$$\langle \langle x_1, x_2, \dots, x_n \rangle, \langle y_1, y_2, \dots, y_n \rangle \rangle \quad zip_n \quad \langle \langle x_1, y_1 \rangle, \langle x_2, y_2 \rangle, \dots, \langle x_n, y_n \rangle \rangle$$

Provide three different ways of laying out  $[Q, R] \setminus zip_2$ , given that wires can be placed above circuit components if required.

b Find  $A$ ,  $B$  and  $C$  such that

$$([A, B] \setminus zip_2) \parallel C = \text{row}_n([Q, R] \setminus zip_2).$$

Draw a diagram showing the design on the left-hand side of this equation for  $n = 3$ .

c Provide a recursive definition of  $\text{irow}_n R$  for describing a row of components  $R_0, R_1, \dots, R_{n-1}$ . Revise the equation in part b so that it can be used for  $\text{irow}_n R$ .

d Given that  $R^v$  corresponds to reflecting  $R$  in a vertical axis, find  $S$  such that

$$\begin{aligned} & ((\text{row}_n Q) \leftrightarrow (\text{row}_n R)) \downarrow \text{swap} ; \text{snd } \text{fork}^{-1} ; \pi_1 \\ & = ([\text{row}_n Q, \text{row}_n R^v] \setminus zip_2) \parallel S ; \text{snd } \text{fork}^{-1} ; \pi_1 \end{aligned}$$

Sketch diagrams to describe both sides of the above equation when  $n = 3$ . Does this equation remain correct if the component  $\pi_1$  is removed from both sides of the equation? Justify your answer.

e Using appropriate results from parts a, b and d, obtain a design with a repeating unit  $T$  described by  $[Q, R^v] \setminus zip_2$ . Given that both  $Q$  and  $R$  are both of height  $h$  and width  $w$ , sketch a diagram to show that  $\text{row}_n T$  can be laid out such that its height is  $h$  and its width is  $2nw$ . Sketch another diagram to show that  $\text{row}_n T$  can also be laid out such that its height is  $2h$  and its width is  $nw$ .

*The five parts carry, respectively, 10%, 20%, 20%, 30% and 20% of the marks.*

*Turn over...*

- 3a Define a recursive function  $nat_n$  which maps a list of  $n$  bits (most significant bit first) into a natural number. Your answer can include the component  $mult2$ , given by

$$x \text{ mult2 } 2x$$

which multiplies its inputs by 2.

- b Explain why the circuit  $div3_n$ , specified by

$$div3_n = nat_n ; ([nat_n ; mult3, nat_2] ; add)^{-1}$$

corresponds to a design which can be used to divide a given signal  $x$  by 3 to give the quotient  $q$  and the remainder  $r$ . The component  $mult3$  is similar to  $mult2$  except that it multiplies its inputs by 3.

- c Sketch two block diagrams to describe expressions on both sides of the following equation:

$$\begin{aligned} \langle a, \langle xs, u \rangle \rangle \text{ (snd } apr_n ; row_{n+1} R ; fst apr_n^{-1}) \text{ } \langle \langle ys, v \rangle, w \rangle \\ \Leftrightarrow \exists r . \langle a, xs \rangle \text{ (row}_n R) \langle ys, r \rangle \wedge \langle r, u \rangle R \langle v, w \rangle \end{aligned}$$

You can include composite expressions in a single block.

- d Given that

$$x \text{ div3}_n \langle q, r \rangle \Leftrightarrow \langle \langle 0, 0 \rangle, x \rangle \text{ (row}_n dcell) \langle q, r \rangle$$

where  $dcell$  has three inputs  $r_0, r_1$  and  $u$  in its domain and three outputs  $w_0, w_1$  and  $v$  in its range, show that the inputs and outputs of  $dcell$  satisfy the constraint equation

$$4r_0 + 2r_1 + u = 3v + 2w_0 + w_1$$

Hint: consider  $apr_n ; div3_{n+1} ; fst(apr_n^{-1})$ .

- e Generate a truth table for  $dcell$  using the result in part d.

The five parts carry, respectively, 10%, 20%, 10%, 30% and 30% of the marks.

- 4a Provide a recursive definition for a function  $\text{trail}_n RS$ , which describes a square array with the component  $S$  on the trailing diagonal and the component  $R$  elsewhere.
- b Given timeless  $R$  and the delay element  $\mathcal{D}$ , find  $P$  and  $Q$  such that

$$\text{trail}_k RR = (\text{trail}_k PQ) ; \mathcal{D}^{-1}$$

You do not need to supply a proof.

- c Provide a theorem (no proof is needed) which can be used to pipeline a rectangular grid of timeless circuits. Use this theorem to derive

$$\begin{aligned} & \text{grid}_{m,n}(\text{grid}_{k,k} R) \\ &= \text{grid}_{m,n}(\text{trail}_k R(R ; \mathcal{D})) \parallel [\Delta \mathcal{D}, \tilde{\Delta} \mathcal{D}]^{-1} ; [\mathcal{D}^{-m}, \mathcal{D}^{-n}] \end{aligned}$$

- d The band matrix multiplier  $BM0$  is given by

$$BM0 = \text{grid}_{mk,nk} Ma0$$

where  $Ma0 = Mac ; \text{snd}(\text{fst } \mathcal{D})$  and  $Mac$  is a combinational circuit with two connections on every side, inputs on the left and top, and outputs on the right and bottom. Derive an expression for  $BM1$ , a band matrix multiplier obtained by pipelining every  $k$  cells of  $BM0$ .

- e How many latches, excluding those at the interface for skewing dataflow, are there in  $BM1$ ?

*The five parts carry, respectively, 15%, 20%, 35%, 15% and 15% of the marks.*

*End of paper*