

Paper Number(s): **E2.2**

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE
UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
EXAMINATIONS 2001

EEE PART II: M.Eng., B.Eng. and ACGI

ANALOGUE ELECTRONICS II

Monday, 4 June 2:00 pm

There are FIVE questions on this paper.

Answer THREE questions.

Time allowed: 2:00 hours

Corrected Copy

NONE

Examiners: Toumazou, C. and Papavassiliou, C.

1. Use the circuit of *Figure 1a* to confirm Miller's theorem by deriving expressions for the input and output admittance of the network. [6]

For the circuit of *Figure 1b* apply Miller's theorem to estimate the high frequency, small signal – 3dB bandwidth of the amplifier, given the following transistor data for a collector current of 1mA:

$$\begin{array}{ll} V_{BE(on)} = 660 \text{ mV} & kT/q = 26 \text{ mV at room temperature,} \\ \beta = 100 & E_a = 100 \quad r_{b'b} = 50 \Omega \quad C_{b'c} = 2 \text{ pF} \\ I_S = 9.45 \times 10^{-15} \text{ A} & f_T = 430 \text{ MHz} \end{array}$$

Assume the input side of the amplifier dominates the bandwidth.

[14]




Figure 1a




Figure 1b

2. *Figure 2* shows a single-stage inverting CMOS voltage amplifier.

The CMOS process has the following parameters:

<u>NMOS</u>	<u>PMOS</u>
$K_N = 20\mu\text{A}/\text{V}^2$	$K_P = 10\mu\text{A}/\text{V}^2$
$\lambda_N = 0.01$	$\lambda_P = 0.02$
$V_{TN} = +2\text{V}$	$V_{TP} = -2\text{V}$

Given that the process has a fixed transistor gate length, show that the small signal voltage gain of the amplifier is given by

$$A_v = -94.3 (W_1/W_2)^{1/2}$$

Where W_1 and W_2 are the channel widths of NMOS transistor Q_1 and PMOS transistor Q_2 respectively. You may assume a value of $V_{\text{bias}} = 2\text{V}$ and you may further assume that the d.c. value of V_{in} is appropriate for correctly biasing the amplifier. [15]

Finally, what is meant by the BODY EFFECT of the transistor and what precautions are taken to reduce the effect in a practical circuit such as that of *Figure 2* ? [5]




Figure 2

3. Briefly explain what is meant by the terms 'cas coding' and 'bootstrapping' when applied to CMOS amplifiers. [6]

Figure 3 shows a single-cascode, inverting CMOS amplifier. Using simplified small-signal models for each FET prove that the output conductance of the amplifier is given by:

$$g_{out} \approx [(g_{o1} g_{o2})/g_{m2}] + [(g_{o4} g_{o3})/g_{m3}]$$

where g_o is the output conductance and g_m the transconductance of the FET. State any assumptions you make. [10]

Given that the threshold voltage of the PMOS device is -2 V, estimate the maximum positive output swing of the amplifier of *Figure 3*. [4]




Figure 3

4. Give two reasons why is it necessary in analogue electronics to create current –sources and current-sinks with high output resistance. [2]

Figure 4 shows the circuits of two current sources each biased appropriately with a voltage V_B . Calculate the small-signal output resistances of the current sources of Figure 4(a), and Figure 4(b), using the appropriate transistor data given below. You may assume that the current source connected to the emitter of Q1 (Figure 4(a)) and to the source of M1 (Figure 4(b)) has an incremental output resistance of $100\text{ k}\Omega$ at a bias current of 1 mA . Assume V_T , the transistor thermal voltage, is 26 mV at room temperature. [12]

Finally, sketch typical circuits of a Widlar, Cascode and Wilson current mirror and give one advantage and disadvantage of each. Explain qualitatively how the action of negative feedback in the Wilson current-mirror increases output resistance. [6]

Transistor data:

BJT:	$\beta = 100 @ 1\text{ mA}$	$E_a = 100\text{ V}$
MOSFET:	$\lambda = 0.02$ $W/L = 10$	$K_N = 20\text{ mA/V}^2$




Figure 4

5. Show how the combination of a common-emitter and common-base amplifier helps to break the conflict between voltage gain and bandwidth in a single stage amplifier. [6]

Sketch the large signal voltage gain characteristic of a MOSFET common-source amplifier with active load. Describe the various regions of the curve, in particular, the region best suited for linear analogue amplification. [4]

Explain why the small signal voltage gain of the FET in saturation increases if the drain current is reduced. [2]

Sketch a suitable single-stage CMOS voltage amplifier which will give a bandwidth BW of

$$BW = [(g_{o1}g_{o2}/g_{m2}) + g_{o3}]/[2\pi C_L]$$


where g_o is device output conductance and C_L is the effective amplifier load capacitance. Assume all devices are operating in the high gain saturation region and the amplifiers bandwidth is dominated by the output of the amplifier. [3]

Finally, comment on the amplifiers phase margin and show how it is effected by a reduction in load capacitance C_L . [5]


2E Exam Solutions

E2.2
Analogue Electronics II
2001

1/.



Equivalent circuit.




$$I_f = Y_1 V_1 = -Y_2 V_2$$

eliminating I_f , $Y_1 V_1 = Y(V_1 - V_2)$

$\therefore Y_1 = Y(1 - V_2/V_1)$ $Y_1 = Y(1 - A)$ — (1)
Similarly

$$Y_2 = Y(1 - V_1/V_2) \text{ — (2)}$$

1 and 2 confirm reciprocity theorem. — (3)



To calculate $I_{CQ} = I_{S} \exp[V_{BE(on)}/V_T]$
 $= 1 \text{ mA}$

$$\therefore \tau_m = (1/26) \text{ s}, r_{ce} = \frac{100}{1} \text{ k}\Omega$$

$$\beta/\tau_m = 2.6 \text{ k}, r_{l'b} = 50$$

Bandwidth due to input

$$f_{p1} = 1/2\pi R_{in} C_{in} \Rightarrow R_{in} = (R_{str} \parallel \beta/\tau_m)$$

$$= 100 / 2.6 \text{ k}\Omega = 96$$

$$C_{in} = C_{l'e} + C_{l'c}(1+A)$$

$$\rightarrow 437 \text{ pF} \quad - (4)$$

$$A = V_o/V_{b'e} \approx \tau_m R_{L'}', R_{L'}' = r_{ce} \parallel R_L$$

$$= 6 \text{ k} \parallel 100 \text{ k}$$

$$= 5.66 \text{ k}\Omega$$

$$A = -217.7 \rightarrow \text{Require } C_{l'e}$$

$$\text{from } f_T = \tau_m / 2\pi (C_{l'e} + C_{l'c}) \quad - (4)$$

So $C_{l'e}$ can be estimated as 12.23 pF
 and so $C_{in} = 449.6 \text{ pF}$

$$\therefore f_{p1} = 3.69 \text{ MHz} \quad - (2)$$

20/20

2/

$$A_v = -g_m / (g_{o1} + g_{o2})$$

$$\left. \begin{aligned} g_m &= 2\sqrt{\beta_1 I_D} \\ (g_{o1} + g_{o2}) &= (1 + \mu_2) I_D \end{aligned} \right\} A_v = \frac{-2}{(1 + \mu_2)} \sqrt{\frac{\beta_1}{\beta_2}} \frac{1}{(V_{GS1} - V_T)}$$

Since $I_D = \beta_2 (V_{GS2} - V_T)^2$

then $A_v = -\frac{2}{(1 + \mu_2)} \sqrt{\frac{\beta_1}{\beta_2}} \cdot \frac{1}{(V_{GS1} - V_T)}$

Since $V_{bias} = 2V$, $|V_{SS}| = 3V$


$$\Rightarrow (V_{SS} - V_T) = 1V$$

∴ $A_v = \frac{-2}{0.03} \sqrt{2 \frac{W_1}{W_2}}$ Assuming equal L

$$= -94.3 \left(\frac{W_1}{W_2} \right)^{1/2} \quad - (5)$$

Body effect

The MOSFET is a four terminal device



Parasitic junctions (PN) exist between Body and Channel and so substrate should be connected more negative than source in N-channel and more positive than source in P-channel.


V_{BS} voltage is generated in V_T and is referred to as the Body effect.

$$V_T = V_{T0} + \phi \left[\sqrt{-V_{BS} + 2\phi F} - \sqrt{2\phi F} \right]$$

- (5)

Question 3

CASCODE




(cascode)

Cascode is a technique which uses a common-base / common-gate transistor to keep the collector / drain of a common-emitter / common-source transistor at an 'almost' constant voltage X .

The input Miller capacitance is reduced from $C_{in} = (1 + g_{m1}r_{ce})C$ to $C_{in} \approx 2C$ where $g_{m1}r_{ce}$ is the open-circuit voltage gain of T_1 and the assumption is that $g_{m1} = g_{m2}$. The output resistance of the cascoded device also increases since the drain current of T_1 stays 'almost' constant even variation in output voltage. - ③

Bootstrapping



Analogous bootstrapping

is a technique used to

ensure that both ends of a device


are held at the

same potential resulting

in theoretically zero


'ac' current through the device and thus very high output resistance. The

technique is generally used to create high quality current sources - ③



T_2 Bootstraps T_1
by ensuring that the
source and drain
of T_1 are held at
the same potential

Consider the bottom half of Figure 3



Can show that

$$\begin{aligned} \frac{V_o}{I_o} &\approx \text{Rout Bottom} \\ &= g_{m2} r_{ds2} r_{ds1} \\ &= g_{m2} / (g_{o1} + g_{o2}) \end{aligned}$$

This can be derived

$$\text{From } V_x = I_o r_{ds1} \quad - (1)$$

$$I_o = -g_{m2} V_x + \frac{(V_o - V_x)}{r_{ds1}} \quad - (2)$$

Subs (1) into (2) gives
the above result.

Since the top-half will give a
similar result, then it can
simply be shown that

$$R_{out\ top} = g_{m3} / g_{o3} g_{o4}$$

In terms of G_{out}

$$\text{When } G_{out} = G_{OT} + G_{OB}$$

$$= \left[\frac{g_{01}g_{02}}{8m\alpha} + \frac{g_{03}g_{04}}{8m\beta} \right]$$

Assume $V_{in} = 0$, driving output. - (10)

Output Swings

$$V_{SD}(4) = (V_{SG} - 1V_H) \text{ (min)}$$

$$V_{SD} = (4 - 2) = 2V$$

Source of $Q_3 = 8V$

$$\therefore V_{SG}(3) = 3V$$

$$\therefore V_{SD}(3) = (3 - 2) = 1V$$

Minimum voltage across Q_3 and Q_4
 $= 3V \therefore$ maximum

$$\text{Swing} = (10 - 3) = \underline{\underline{7V}}$$

Assume equal size devices. - (4)

Total $\frac{20}{20}$


4/. Main reason for creating current sources and current sinks

- High gain amplifier stages
- Precision current mirrors
- High resistance with minimal silicon
- Large current with low power supply voltage.

(2)

Output resistance

Fig 4 a)



$$v_e = I_o [100k // r_{\pi}]$$

$$V_o = (I_o + g_m v_e) r_{ce} + v_e$$

$$\approx I_o r_{ce} + v_e (g_m r_{ce} + 1)$$

$$\approx I_o [r_{ce} + g_m r_{ce} (100k // r_{\pi})]$$

$$\approx I_o [g_m r_{ce} (100k // r_{\pi})]$$

$$\approx V_o / I_o \approx R_{out} = g_m r_{ce} (100k) / r_{\pi}$$


$$r_{\pi} \approx \beta r_e \approx \beta / g_m \Rightarrow g_m I_C / V_T = 0.0385$$

$$r_{\pi} = 2.6315 \text{ k}\Omega$$

$$r_{le} \approx (E_a / I_{mA}) \approx 100 \text{ k}\Omega$$

$$R_{out} = 9.73 \text{ M}\Omega \quad - (6)$$

4(b)



Same result as BJT

$$R_{out} = V_O / I_O$$

$$\approx g_m r_{ds} (100 \text{ k}), \text{ since no bias}$$


$$R_{out} = [g_m / (-I_D)] (100 \text{ k}) \quad r_{\pi} \Rightarrow \infty$$

$$g_m = 2 \sqrt{\beta I_D} \Rightarrow \beta = \frac{k_w}{2L} = 100 \times 10^6 \text{ A/V}$$


$$\approx 6.32 \times 10^{-4}$$

$$R_{out} = 3.162 \text{ M}\Omega$$


- (6)



High Speed
Low accuracy



High output R
Reduced swing
Finite β error



small β error
high output R

— (3)


Wilson

High output R through negative feedback.
Change in output V_O will change I_O
increasing V_{BE4} and V_{BE2} (Negative feedback)
Since I_{IN} constant, I_{B3} reduces,
base voltage of Q_3 reduces and $I_{C3} = I_O$
reduces. I_O current held almost constant
independent of output voltage.

(20/20)

— (3)


Qn 5/



CB amplifier

— (3)

The CB amplifier when used as a current-follower (current in and out) will work upto the f_T of the transistor. No Miller capacitance across gain stage if R_L sufficiently high then Bandwidth is dominated by $1/\omega$ and $[C_{be} + C_{bc}]$





CB stage holds X node 'still' keeping voltage swing low. C_{be} of CE only sees a $2V_{in}$ (assuming $\beta m_1 = \beta m_2$).

Then Miller gain ≈ 2 and is constant.


$A \approx \beta m R_L \rightarrow$ set independent of Bandwidth determined by $[2C_{bc} + C_{be}]$

— (3)



Highest linear gain region - Region for small signal voltage gain.

(4)



$$g_m = 2\sqrt{\beta I_D}$$

$$g_o \approx 1/r_{ds} \approx \lambda I_D$$

I_D is quiescent drain current.


$$g_m/g_o \approx \frac{2}{\lambda} \sqrt{\beta/I_D} \approx A$$

(2)


e.g. g_m proportional to $\sqrt{I_D}$

g_o " " I_D

g_m/g_o " " $1/\sqrt{I_D}$



Bandwidth dominated by out put pole. f_{p1}



As C_L is reduced, f_{p1} increases and approaches f_{p2} reducing phase difference between 180° and unity gain phase