Analogue Electronics 11 (E2.2) -2018

1) a) Integrated circult

-high integration density - complex circuits, many components

- how power consumption (and silicon area) (1)

- low cost (for high volume production) (1)

PCB


- low prototyping cost (Ks cost \$tis) (1)

- anch development time (Ks take months/years) (1)

- can debug after manufacture (1)


b) CB amplifier takes its input from emitter termed, output from collecter. Base terminal is at AC ground (DC bias) (D best to describe CB stage as a winty-gain current emplifier as current opin &I (AI = Bt) Diethage gain similar (but tre) to CE amp (AV = +9m (Rillo)) It has low IIP impedance (2 /9m) and moderate Rout (6) (7)


- chips cannot modify anything.



c) Typically in op-and desigh, phase mayin carbo improved by inserting a compensation capacitor to limit But Such that sufficient But earlie P.M. can be achieved. By exploiting Miller's theorem this cap, value can be reduced if inserted across an inverting amplifier.


Generally students here just describes PM or Millers theorem but not how to apply one to improvering the other.





 $R_{p} = \log ||\log_{1}| = \frac{\log 2}{2}$ $R_{p} = \frac{\log 1}{2} + R_{t} + 2g_{m1} \frac{\log 1}{2} \cdot R_{t} \approx g_{m1} \log_{1} R_{t}$ $\approx g_{m2} \log_{1} (g_{m5} \log_{1} \log_$

ANSWERED VERY WELL -> SEVERAL STUDENTS
TRIED TO OVERSMPLIFY



d). fpx = 175, (los 11/02) and fpout = 277 Cout. (los 11/04) 61/160= 63/11/04 = 24.8K/149.4K = 16.5K20 (x = CODY (1+ |ANI) + CODE (1+ |ANI) + CDBY + CDBS + CG3 + CG54 + CGB3(1+ IAVE) + CGB4(1+ |AVE) Cond = Caps (1+ | Anz) + Cap+ (1+ | Anz) + CBD3 + CBD4 Cx=0.5f(5)(1+29.6)+0.5f(10)(1+29.6)+26(23)(5x0.5) + 204(3) (10x0.5) + 0.54(5) (1+29.6) + 0.54(10) (1+29.6) = (7.75f + 100f + 229.5f)f = 337.25ff(1) Cont = 7:7598 FAX= 2TT (337.54). 16.5k = 28.7 MHZ fpact = 211 (3:25/4).16.5k = 1.25 6Hz (1) e) - Power consumption due to S.C. current can be limited by whilising current source | sinh devices between invester and

De)-Power consumption due to S.C. current can be limited by whilstong current source | Sinh devices between invester and power supply connections — i.e. current shared invester.

- use feedback to bios and or DC bios retwork with capacitive compling for Signal path (2)

- reduce drain capacitance to reduce Miller. Smaller

gate area or width if possible.

(3) a) A key challenge in cascading high gain stages asould be the input offset saturating the output i.e. hithing the supply). Also a low gain bundwidth product may mean a limited bundwidth when trying to achieve high gain (talso potentially gain errors) as for example in circuit given. A = (40) = 10,000. For offset of law -> 100 at off.

Also GBP = 2 MHz -> BW (@ Ay=100) = 2MHz = 20KHZ

6) it is likely this op-comp is CMOS based due to: A 1. 1/P impedance being relatively high (would expect BIT-based lower.


2. 'IP bias also very low -> BIT base curent expected orders of magnitude higher!

would expect this opening to the have an NMOS differential pain this is because both 118 and 019 cm VR require at least 0.54 from GND whoeses 0.24 mayin from VDD. This tends to suggest a NMOS has translated to the deth. Pain 2

c) considering 2nd stage only

 $A_{01} = 60 \, dB = 1000$ $A_{01} = \frac{1000}{1000} \times 1000$ $A_{01} = \frac{1000}{1000} \times 1000$ $A_{01} = 91.73$

:. Rowl(CL) = Rowl(OL) (1 = 65/L 1+ LG = 5.96/L = 5.96/L



(see previous unsues to part c - Av= 91.73)

:. Gain error = $\frac{(1+\frac{R_1}{R_2})}{R_0} = 0.101$ (=10.1% error)

e) (i) -3db bandwidth is limited by the dominant pole (node that is associated with the law frequency pole).

(ii) Show rate is limited by the amount of current the output stage can sich I source in combination with the output capacitarce. If opening output stage is simply for example a CS with current up would be a CS with current source load show me way handed by the current source and show by the sinking ability of the CS itself

(ii) cmRR and PSRR can be improved by increasing the output resistance of the bias transition differential pair or by adopting a tally differential topology (differential in, differential out). Both cmRR and PSRR are affected (and typically limited) by and assymmetry in the implementation (eq. mismatch).

Many students did not know what PSRR is or mention re: assymetry Imsucatch.

of cascades Stages.