2014 Paper E2.1: Digital Electronics II- Solutions

1. (a) This question tests students ability to write Verilog code for a simple counter.


```
module counter 10 12 (clk, r, s, to);
   input
                  clk;
                              // system clock
   input
                              // synchronous reset input
                  I;
   input
                  3;
                              // 0 - select 10-bit; 1 - select 12-bit counter
                              // timeout signal - goes high for one clock cycle
   output
                  to:
   reg [11:0]
                  count:
                              // internal 12-bit counter
   initial count = 12'b0;
   always @ (posedge clk)
      if (r == 1'b1)
         count = 12'b0;
      else begin
         count <= count + 1'blf
         to <= 1'b0;
                              // timeout normally reset
         if (s==1'b0) begin
                                 // in 10-bit mode
            if (count==12'd1023) begin
               count <= 12'b0;
               to <= 1'b1;
               end
            else
                                 // in 12-bit mode
               if (count==12'd4095)
                  to <= 1'b1;
         end
               // always
   end
endmodule
```

This will need 12 LEs for the 12-bit counter. It also needs to detect 12'd1023 and 12'd4095. This requires 13-bit input (12 bits for counter and 1 bit for S), and two outputs. The minimum it would need is 5 LE's (for example, detect lower 10-bit as 1, this needs 4 LE's, and one more to detect the other 2 bits for 12-bit mode). However, anything between 5 and 10 would be acceptable. So accept an answer from 17 to 22 LEs.

[8]

(b) Bookwork. This question tests student's understanding of PWM DAC which has been covered in the lectures.

Generate a triangular signal (in the form of a 12-bit counter) and compare the input value data_in to that of the counter value. Set pwm_out to be high if the counter value is lower than data_in, otherwise set it to low. The DAC output is the lowpass filtered version of the PWM signal.




```
module pwm_dac (clk, data_in, pwm_out);
   input
                 clk;
                              // system clock
   input [11:0] data in; // input data for conversion
   output
                 pwm out;
                             // PWM output
                              // internal 12-bit counter
   reg [11:0]
                  count;
   reg
                  pwm_out;
   initial count = 12'b0;
   always @ (posedge clk) begin
      count <= count + 1'b1;
      if (count > data_in)
        pwm_out <= 1'b0;
      else
        pwm_out <= 1'b1;
      end
endmodule
```

[8]

(c) This question tests student's ability to use shift registers to produce control signals for digital systems.

Use four stage shift register with outputs A, B, C and D as shown.




Then
$$X = A \& C + \sim B \& C$$

$$Y = A \& B + \sim C \& D$$

[8]

(d) This question tests student's ability to work out digital circuit timing constraints.



Setup time constraint:

$$tc-q(max) + logic_A(max) + t_setup < \frac{1}{2}T + logic_B(min)$$

$$2 + 5 + 3 < \frac{1}{2}T + 1$$
, therefore T > 18ns and Fmax (setup) < 55.56MHz

Hold time constraint:

 $T + tc-q(min) + logic_A(min) > \frac{1}{2} T + logic_B(max) + t_hold, therefore T > 16ns.$ Hold time is never violated.

[8]

(e) This question tests student's understanding of memory map and address decoding circuits.

The address ranges for the four spaces are:

RAM_1: 18'h00000 to 18'h07FFF

RAM_2: 18'h08000 to 18'h0BFFF

ROM 1: 18'h10000 to 18'h1FFFF

I/O: 18'h3FF80 to 18'h3FF9F

Therefore RAM_1 CS = \sim A17 & \sim A16 & \sim A15

RAM_2 CS = ~A17 & ~A16 & A15 &~A14


ROM 1 CS = \sim A17 & A16

I/O CS = A17 & A16 & A15 & A14 & A13 & A12 & A11 & A9 & A8 & A7 & A6 & A5

[8]

Page 8

2. This question tests student's ability to design a reasonably complicated FSM.



[15]


(b)

```
FSM detector (CLK, P, Q, X, Y);
module
  input
            CLK;
                    // clock input - all transitions happens shortly after rising edge
  input
           P,Q:
                    // FSM input signals
  output
           X, Y:
                    // FSM output signals
  parameter
              STATE_a = 4'b0001, STATE_b = 4'b0010, STATE_c = 4'b0100, STATE_d = 4'b1000;
  reg [3:0]
              state;
  initial begin
     state = STATE_a;
     X = 1'b0;
     Y = 1'b0;
     end
  wire [1:0] in;
  assign in = {P,Q};
  always @ (posedge CLK)
     case (state)
        STATE a: case (in)
                     2'b00: state <= STATE a;
                     2'b01: state <= STATE_d;
                     2'bl0: state <= STATE_b;
                     default: state <= STATE_a;
                 endcase
        STATE b: case (in)
                     2'b00: state <= STATE_b;
                    2'b01: state <= STATE_a;
2'b10: state <= STATE_c;</pre>
                    default: state <= STATE b:
                 endcase
        STATE c: case (in)
                    2'b00:
                            state <= STATE_c;
                    2'b01: state <= STATE_a;
                                                         always @ (state)
                    2'b10: state <= STATE c;
                                                            case (state)
                    default: state <= STATE_c;
                                                               STATE a: begin X = 0; Y = 0; end
                 endcase
                                                               STATE b: begin X = 1; Y = 0; end
        STATE_d: case (in)
                                                               STATE c: begin X = 0; Y = 0; end
                    2'b00: state <= STATE d;
                                                               STATE d: begin X = 0; Y = 1; end
                    2'b01: state <= STATE_d;
                                                               default: begin X = 0; Y = 0; end
                    2'b10: state <= STATE b;
                                                            endcase
                    default: state <= STATE_d;
                 endcase
        default:
                                                      endmodule
        endcase
```

[15]

3. (a)

(b)



[15]

```
module
          quadrature_gen (CLK50, sine_sig, cosine_sig);
    input
                   CLK50;
                                 // 50 MHz clock
    output [8:0]
                   sine sig;
                                 // sinewave signal
    output [8:0]
                  cosine sig;
                                 // cosinewave signal
 // ---- clock divider
    reg [5:0]
                   clk ctr;
                                 // count clock cycles
                   time out;
                                 // goes high for 1 cycle every 49 clk cycles
    initial
                 clk ctr = 6'b0;
   parameter
                  tc = 48;
                                  // count from 0 to 48
   always @ (posedge CLK50)
       if (clk ctr==0) begin
1
         time out <= 1'b1;
          clk ctr <= tc;
         end
1
      else begin
         time_out <= 1'b0;
         clk_ctr <= clk_ctr + 1'b1;
         end
// ---- end of clock divider
// ---- address counter ----
   reg [9:0]
                                    // address counter for sine_sig
                address_a;
   reg [9:0]
                address b;
                                    // address counter for cosine_sig
   initial
               address_a = 10'b0;
   always @ (posedge CLK50)
1
      if (time_out == 1'b1) begin
         address a <= address a + 1'b1;
         address b <= address a + 10'd246;
   ROM2port sine rom (address_a, address_b, CLK50, sine sig, cosines sig);
endmodule
fout = f_{samp}/1024 = (50MHz/49) / 1024 = 996.5 HZ.
```

[15]