- 1. This question consists of 5 sub-questions. Each item can be answered in a few words or a short paragraph with use of a diagram and/or expression where helpful. Please answer all sub-questions and simplify expressions where possible stating any assumptions made.
 - a) Which of the topologies shown below in Fig. 1.1 would have better performance? Explain why.

$$V_{\text{b}} \longrightarrow V_{\text{DD}}$$
 $V_{\text{in}} \longrightarrow V_{\text{out}}$
 $V_{\text{ln}} \longrightarrow V_{\text{out}}$
 $V_{\text{b}} \longrightarrow V_{\text{out}}$
 $V_{\text{b}} \longrightarrow V_{\text{out}}$
 $V_{\text{b}} \longrightarrow V_{\text{out}}$
Fig. 1.1(a)
Fig. 1.1(b)

Although both the circuits have the same function [1]

-common source amplifier with active load

(Av=-3mx(101 11102) with x= CS amplifier transistor), [1]

in cet. (a) amplifier is names whereas in (b) is

PMOS. Assuming device sizes are identical

design (a) would be preferrable. This is

because \(\mathbb{H}_n > \mathbb{H}_P \) (approx. x3) and therefore

Om (nmos amp) > 3m (PMOS amp): Av also

higher. [1]

most students identified fact that topologies are the same - but attributed difference to body effect and not mobility. Body effect is not relevant as $V_{SB}=8$ for both.

b) Propose a circuit topology (e.g. common source amplifier with resistive load), for each of the following applications, in each case justifying your selection, and sketching the circuit schematic. (i) A pre-amplifier to interface to a capacitive microphone. [5] A capacitive marghane would have a very high impedance :[1] can provide no output current Light per Hice gues of heeled not to ball. is as employer (MOSFET) also to provide moduate Voltage gain. (ii) A circuit to increase the DC level of a signal by 1V. (D (or source Sollower) stage(S) Liased with constant curved appropriate for level Shift [1] Each Stage un achiève +VGS Dc level shift. Suggest 2 Stages identical = each 0.5V (PMOS)[1 (iii) A high frequency amplifier providing relatively high isolation between the input and output. Co (a B) amplitier exhibit good high frequery response as there is no parasitic capacitance between i/P med o/P. result does not suffer from the Miller effect! furthermore Co amp can be designed to match a son load (since Zho 1/9m)

correct. Confused by isola

c) An inverting amplifier must provide a nominal gain of 20 with a gain error of 0.5%. Determine the minimum required op-amp gain.

very well uswered.

d) Determine the closed loop gain of the circuit shown below in Fig. 1.2. Assume $\lambda = 0$.

Break the loop:

$$V_{\text{in}} \sim H_1$$
 $R_{\text{D1}} \sim V_{\text{O1}}$
 $R_{\text{D2}} \sim V_{\text{O1}}$


Fig. 1.2

aav

1+ 9m1 (R, 11 R2)

1 + gm1 (R1+R2) 1 + gm1 (R1 HR2) 1 + gm2 RD1 R2

conectly



Answered well

simplying approximative

2. The circuit shown below in Fig. 2.1 is a single-stage fully differential amplifier with corresponding transistor dimensions shown in Table 2.1.




Fig. 2.1

Table 2.1. Transistor sizes

M ₁	M ₂	M ₃	M_4	M ₅	M ₆	M ₇
200/0.5	200/0.5	9/0.18	9/0.18	50/1	50/1	50/1

Assume all devices are in saturation and assume $\lambda \neq 0$. Use the following expression for the large signal drain current of a MOSFET (in saturation) with corresponding transistor parameters:

$$\begin{split} I_D = & \frac{1}{2} \mu C_{ax} \frac{W}{L} \big(V_{GS} - V_{TH} \big)^2 \\ \mu_n C_{ox} = & 200 \mu \text{A/V}^2 & V_{THN} = 0.4 \text{V} \\ \mu_p C_{ox} = & 100 \mu \text{A/V}^2 & V_{THP} = -0.5 \text{V} & \lambda_P = 0.2 \text{V}^{-1} \end{split}$$

a) Design a voltage reference circuit to generate V_{b2} from a 1.8V supply such that $I_{D7} = 2\text{mA}$.

Hereina 1:1 which wet
$$\frac{1}{n} = \frac{1}{200}$$
 $\frac{1}{3}$ $\frac{1}{3}$

Rows = 1.8-1.03 = 3852 []

most students designed a potential divider

ock - but I expected mention of

sensitivity to VDD variation

Assuming parect symmetry -> equivalent 1/2 cct approx.[1]

: (S amplifier

My = -9m (Ro 11 Po) [1]

= -9m1 (Pol 11 (Snows) 1 Post 105))

2 -9m2 Pol 2 - 3

(Siii Single - 3

many students missed this

c) Determine an expression for the common-mode voltage gain of the amplifier.

[5]

Short VIMI = VIMZ and draw equ. cet. for CM gain

Here several shouts in conectly used one some soul.

Mu= cs with degen.

= -Ro
- Ro
- Mant Rs [1]

- Sm3 63 65

- 29m1 9m3 63 65 [1]

- X9m1 9m3 63 65 [1]

X (1429m1 67)

Since 3m6 >> 1


2 67 [1] \$ -3m3 103102

e) State the function of transistors $M_1 - M_2$, $M_3 - M_4$, $M_5 - M_6$, and M_7 and comment on the specified device sizes.

M, m2 - different al Pair. Large = > large gm > large [1]
Avcom) My/My - cascode -> MINIMIZE W.L -> MINIMIZE capacitane molmb current sources sinks. Large is to generate my leaderly large lo for acceptable les only about 1/2 students commented on

device Sizes


The circuit below in Fig. 3.1 illustrates a cascade of two identical common source stages.



a) Neglecting channel-length modulation and other capacitances, construct the Bode plot of V_{out}/V_{in} including both the magnitude and phase responses. [8]

Assuming >= & and neglecting other capacitaires.

K gain: $\frac{VX}{Vin} = -9m_1RD$ $\frac{Voul}{VX} = -9m_2RD$ $\frac{Voul}{VX} = -9m_2RD$



b) Annotate your plot with the following: (i) Bandwidth; (ii) Phase margin; (iii) Gain Margin.

Also PM & GM annotated |
honzontally (in freq) was not annotated correctly
was not annotated correctly Also PM + GM approbated

$$\frac{V_{K}}{V_{K}}(S) = -3m(R_{D}||\frac{\Gamma(S)}{C_{L}S}) = -3m(\frac{R_{D}}{R_{D}C_{L}S} + 1)[I]$$

$$\frac{V_{W}}{V_{K}}(S) = -3m(\frac{R_{D}}{R_{D}C_{L}S} + 1)[I]$$

$$\frac{V_{W}}{V_{K}}(S)$$

i.e. Solving for -31B BW

- [+]
- d) Using your answers to parts (b) and (c), design the two-stage amplifier for a total voltage gain of 15 and -3dB bandwidth of 1.8GHz. Assume each stage carries a bias current of 1mA, CL=40fF, and $\mu_n C_{ox} = 200 \mu A/V^2$.

Blas current = IMA (each stage)

2 =40fF

HAGX = 200 MA/N2, A=15, -368:1.86Hz

De gain: (9mRD)2 = 15[]

-328 BW: 0.10243 = 1.86H2 []

Stace 9=40ff -> RD=1422.62[1]

(3mRp)2=15=> 9m=0.00275= 2TD

=> V65-VTH = 0.74/V[]

JM=HNCOXY (NOS-NTH) => 18.2[1)

: RD=1.42KR

CL= 4087

165-4+H=0.741V

N = 18.2

Method mostly or. Very few humarically conect arswers.