DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2003**

ANALOGUE ELECTRONICS 1

Corrected Copy

Monday, 2 June 10:00 am

Time allowed: 2:00 hours

There are FIVE questions on this paper.

Answer THREE questions.

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s): A.S. Holmes


Second Marker(s): M.K. Gurcan


- 1. (a) For the amplifier in Figure 1a, choose values of R_B and R_C to give a collector bias current of 0.5 mA and a quiescent output voltage of 5 V. State clearly any assumptions you make.
- [6]

[8]

[6]

- (b) Draw a small-signal equivalent circuit for the amplifier in Figure 1a, and determine the small-signal macromodel parameters (input resistance, output resistance and voltage gain) assuming the resistor values are as you calculated above.
- (c) An amplifier similar to that in Figure 1a, with the resistor values you calculated above, is inserted between a signal source and a load as shown in Figure 1b. Determine the overall voltage gain v_L/v_S for this arrangement in the mid-band, and draw a dimensioned sketch showing the variation of $|v_L/v_S|$ with frequency over the range 10 Hz to 10 kHz.





- 2. Figure 2 shows an NMOS amplifier employing two enhancement mode MOSFETs.
 - (a) Neglecting any current in the bias resistors, and assuming both MOSFETs are saturated, show that the output voltage V_{OUT} may be expressed as:

$$V_{OUT} = V_{DD} - V_{t2} - \sqrt{\frac{K_1}{K_2}} \cdot (V_{G1} - V_{t1})$$

where V_{G1} is the gate voltage of Q1.

[6]

- (b) By considering the constraint imposed on V_{OUT} and V_{G1} by the bias network, calculate the quiescent output voltage and the quiescent drain current in each MOSFET. Also confirm that both MOSFETs are indeed saturated under quiescent conditions. What is the minimum supply voltage at which the amplifier could be operated?
- [8]
- (c) Using the equation in part (a), or otherwise, determine the voltage gain of the amplifier at signal frequencies for which the input capacitor is effectively short-circuit.

[6]




Figure 2

- 3. This question relates to the Widlar current sink shown in Figure 3.
 - (a) Assuming the two transistors are matched, and ignoring base currents, show that the currents I_{REF} and I are related as follows:

$$I = I_{REF} \exp \left(\frac{-IR_E}{V_T} \right)$$

where V_T is the thermal voltage.

[6]

(b) Assuming that the base of Q2 is effectively held at signal ground by the diodeconnected transistor Q1, draw a small-signal equivalent circuit (SSEC) of the righthand side of the current sink.

By applying a test source to the output of your SSEC, or otherwise, show that the small-signal output resistance of the circuit is:

$$R_o = r_o[1 + g_m R'_E] + R'_E$$

where R'_E is the parallel combination of R_E and r_{be} , and the small-signal parameters g_{rm} , r_{be} and r_o all refer to Q2. [10]

(c) What advantages does the Widlar circuit offer over a simple current mirror? Use the results in parts (a) and (b) to illustrate your answer. [4]




Figure 3

- 4. (a) Sketch a circuit diagram for a class B push-pull output stage. What are the main drawbacks of this configuration as a voltage follower?
 - (b) It is proposed that the class AB configuration shown in Figure 4 be used as the output stage of an operational amplifier. The transistors Q1-Q4 are matched, with saturation currents of 3 x 10^{-14} A and β values of 200.

Explain why all four transistors necessarily have the same collector bias current when Vin = 0, and calculate the value of this current. State any simplifying assumptions you make.

[6]

[6]

(c) Making use of the large-signal equation $I_C = I_S exp(V_{BE}/V_T)$, calculate values for the base voltage of Q3 and the input voltage Vin when the class AB output stage is delivering +10 V into a 100 Ω load. In this calculation you should assume that Q4 is carrying negligible load current. By also calculating the base voltage of Q4, show that the above assumption is justified.

[8]




Figure 4

- 5. Figure 5 shows the circuit of a classic astable multivibrator, modified only by the addition of an ENABLE input to allow oscillations to be started and stopped. The ENABLE input is assumed to be either high (5 V) or low (0 V).
 - (a) Explain qualitatively the operation of the circuit when the enable input is high. It may help you to include in your answer a sketch showing the time variations of the base and collector voltages of the two transistors.
 - •- -----

[8]

[8]

(b) Assuming $R \gg 1 \ k\Omega$, show that the period T of the free-running oscillations is given approximately by:

$$T = 2\tau \ln \left(\frac{2V_{CC} - V_{BE} - V_{CEsat}}{V_{CC} - V_{BE}} \right)$$

where V_{BE} and V_{CEsat} have their usual meanings, and τ = RC. Hence choose reasonable values for R and C to give an oscillation frequency of 10 kHz, assuming the transistors have β = 100,

(c) If the ENABLE input makes a low-to-high transition after being low for a long time, roughly how long after ENABLE goes high will the first transition in the outputs occur?

[4]




Figure 5


ANALOGUE ELECTRONICS I 2003

1 (a) Ic = 0.5 mA => Ig =
$$\frac{0.5}{200}$$
 mA = 2.5 μ A = $\frac{10-0.7}{Rg}$
 $\Rightarrow \frac{Rg = 3.72 \text{ M}\Omega}{Vov = 5V = 10 - IcRc}$

Assumed $Vgg = 0.7 \text{ V}$

[6]

(p) 22 € C :



Macomodel parametes:


$$R_{0} = R_{B} \| r_{be} = 3.72 \, \text{M} \| 10 \, \text{K} = 9.97 \, \text{K} \Omega$$

$$R_{0} = r_{0} \| R_{c} = 240 \, \text{K} \| 10 \, \text{K} = 9.6 \, \text{K} \Omega$$

$$A_{V} = \frac{V_{oV} L}{V_{in}} = -g_{m} R_{0} = -0.02 \, \text{X} \cdot 9.6 \, \text{K} = -192$$


[8]

(c) Using macromodel, around SSEC is:



Overall quin is mid-band (100 n caps short-cct) is: $\frac{V_L}{V_S} = \left(\frac{5 \, \text{K}}{5 \, \text{K} + 9.6 \, \text{K}}\right) \times \left(-192\right) \times \left(\frac{9.97 \, \text{K}}{9.97 \, \text{K} + 1 \, \text{K}}\right) = \frac{-59.8}{}$

Cut-off frequencies for 1/p and olp RC networks are: $f(c) = [2\pi \times 10.97 \times 150 \, n]^{-1} = 97 \, Hz$ $f(c) = [2\pi \times 15 \times 100 \, n]^{-1} = 106 \, Hz$ $combined effect is
<math display="block">2^{nd} ardx \, HP \, filter$ $|arth=100Hz \, collected$



[6]

For Q1:
$$I_{21} = K_1 \left(V_{41} - V_{41} \right)^2 - O$$

For Q2: $I_{31} : K_2 \left(V_{33} - V_{017} - V_{41} \right)^2 - O$

Assuming current in bias naturals is negligible, $I_{31} = I_{32}$

is $K_1 \left(V_{41} - V_{41} \right)^2 : K_2 \left(V_{39} - V_{017} - V_{42} \right)^2$

and telling \int quies $\pm \sqrt{K_1/k_2} \left(V_{41} - V_{41} \right)^2 : K_2 \left(V_{39} - V_{017} - V_{42} \right)^2$

And telling \int quies $\pm \sqrt{K_1/k_2} \left(V_{41} - V_{41} \right)^2 : V_{42} - V_{42} = V_{42} + V_{42$


(c) Easiest method is simply to differentiate large project egypathics

$$A_{V} = \frac{\partial V_{OVT}}{\partial V_{GI}} = -\sqrt{\frac{\kappa_{I}}{\kappa_{Z}}} = -4$$

(c) Exprehed from in (3) can be made << 1, allowing small olf cowart to be derived from larger reference cowarts. Who requiring large resistor values.

From (1), Ro > To, so Widler has higher olf resistance than simple correct mirror => better personance as correct source.

[4]



(b) Because of cct symmetry and transistor matching, we can say that Vout = 0 when Vin = 0.

It forms that all four transistors have the same VBE, and have the same Ic.

Ignoring base words, Ic, is equal to the concil in the upper 5 kB resistor. Assuming VBE, N 0.7V, this gives

[6]

(c) when $V_{OV} = +10V$ with 100 L loud, $I_{e3} \sim 100 mA$ $\Rightarrow I_{B3} = \frac{I_{e3}}{1+p} = 0.5 mA \text{ and } V_{Be3} = V_7 \ln \left(\frac{I_{c3}}{I_5}\right)$ = 721 mV

S.
$$V_{B3} = 10 + 0.721 = 10.721 V$$

$$T_{E1} = \frac{15 - 10.721}{5k} - T_{B3} = 0.356 \text{ mA}$$

$$and V_{GE1} = -V_T \ln\left(\frac{T_{E1}}{T_S}\right) = -580 \text{ mV}$$

$$=$$
 $V_{in} = V_{R3} + V_{BE1} = 10.721 - 0.58 = 10.141 V$

Ignoring the base whent of Q4, the emitter west of (02) to approx $(22)^{-1}$ $(23)^{-1$

From this, we can get a good estimate of $V_{8E2} \sim V_{7} \ln \left(\frac{I_{C2}}{I_{5}}\right) = 645 \text{ mV}$ =) $V_{84} \sim 10.141 - 0.645 = \frac{9.496 \text{ V}}{9.496 \text{ V}}$ =) $V_{8E4} = 9.496 - 10 = -504 \text{ mV}$ =) $I_{C4} \sim 0.02 \text{ mA}$ is small

- 5 (a) Start by assuming:
 - (1) Q1 is being held ON (in saturation) via its base resistor

(2) QZ is OFF because VBZ < ~ 0.6V

Under these conditions, VBZ will rise as the RH capacitar charges via QZ's base resistor. At some point, VBZ will reach ~ 0.6V, and QZ will turn ON. This will cause VCZ to fall from VCC to VCEsat. Because the voltage across the hH capacitar cannot change instantaneously, VBI will simultaneously full to [VCEsat - (VCC-VBE)], Cutting QI OFF. This represent the end of one half-cycle; the next half-cycle in similar but with QZ ON and QI OFF. \Rightarrow Oscillator [8]

(b) Making R >> 1k ensures that the collector voltage of whichever Q is OFF reaches. Vcc during the half-cycle. In this case, the initial base voltage on the Other Q at the start of next half-cycle will be:

VBi = Vcesat - (Vcc - VBE)

the final (asymptotic) A voltage on this Q in the absence
of divide clamping until the VBF = Vcc. However, the Q

turn on when VBN VBE. Standard result for RC

transient give:

VRE = Vcc + [(Vcesat + VBE - Vcc) - Vcc]e

 $= 7 = 2T \ln \left[\frac{2 \text{ Vcc} - \text{VBE} - \text{VcEsat}}{\text{Vcc} - \text{VSE}} \right] \sim 1.5 \text{ T} \quad \text{when} \quad \text{Vcc} = 5 \text{ V}$ $\text{Vce} \sim 0.7 \text{ V}$ $\text{Vcesat} \sim 0.2 \text{ V}$

For 10 kHz operation require $T = 100 \,\mu sec$ =) $T \approx 66.7 \,\mu sec$ Suitable R to ensure Q1s are divien well into saturation which he $R = \beta \times 1k/5 = \frac{20 \,\mu R}{R} = \frac{3.3 \,nF}{R} = \frac{3.3$

(c) After a long time with $V_{\text{ENABLE}} = OV$, $V_{\text{BI}} \rightarrow OV$ (\Rightarrow QI OFF; Q2 ON)

Delay to I^{2L} off traviti is time for V_{BI} to q_0 from OV to $\sim V_{\text{BE}}$ $\Rightarrow V_{\text{BE}} = V_{\text{CC}} + [O - V_{\text{CC}}]e^{-t/T} \Rightarrow t = T_{\text{EN}} \left[\frac{V_{\text{CC}}}{V_{\text{CC}} - V_{\text{OE}}} \right] \sim \frac{10 \text{ ppc}}{10 \text{ ppc}}$ $P_{\text{AGE}} = V_{\text{CC}} = V_{\text{CC}}$