Master - July US

Paper Number(s): E1.9A

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2008** 

ISE Part I: MEng, BEng and ACGI

INTRODUCTION TO COMPUTER ARCHITECTURE AND SYSTEMS (PART A)

Tuesday, 27 May 10:00 am

Time allowed: 1:30 hours

There are FOUR questions on this paper.

Question 1 is compulsory and carries 40% of the marks.

Answer Question 1 and two others from Questions 2-4 which carry equal marks (30% each).

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s):

Clarke, T.

Second Marker(s): Constantinides, G

### Special information for invigilators:

The booklet Exam Notes 2008 should be distributed with the Examination Paper.

### Information for candidates:

The prefix &, or suffix  $_{(16)}$ , introduces a hexadecimal number, e.g. & 1C0,  $1C0_{(16)}$ .

The booklet Exam Notes 2008, as published on the course web pages, is provided and contains reference material.

Question 1 is compulsory and carries 40% of marks. Answer only TWO of the Questions 2-4, which carry equal marks.

### The Questions

### 1. [Compulsory]

- a) Perform the following numeric conversions:
  - (i) 432.C<sub>(16)</sub> fixed point hexadecimal into decimal
  - (ii) 9999<sub>(10)</sub> into hexadecimal
  - (iii) 70<sub>(16)</sub> 8 bit two's complement into signed decimal
  - (iv) 3FF<sub>(16)</sub> 10 bit two's complement into signed decimal
  - (v) 3FF<sub>(16)</sub> 11 bit two's complement into signed decimal

[8]

- b) Give the decimal equivalent of the following machine words interpreted as IEEE-754 floating point numbers:
  - (i) 4F000000<sub>(16)</sub>
  - (ii) BE900000<sub>(16)</sub>

Assume that hardware is available in all 32 bit CPUs which performs an unsigned comparison of the bottom 31 bits of the machine word, as part of the logic necessary to perform signed and unsigned integer comparisons. Explain, with appropriate examples, why therefore IEEE-754 numbers do not use two's complement representation in the exponent field.

[12]

c) The ARM assembly code in Figure 1.1 is executed from location 0 with R0 – R14 initially 0. State the values of all registers after the execution of this code fragment. If the FETCH stage of the instruction at location 0 executes in machine cycle 0, determine the machine cycle in which each of the first four instructions starts and completes execution on the ARM-7 architecture.

[8]

d)

- (i) Suppose the number in R0 is initially x. After execution of the ARM instructions in Figure 1.2, assuming no overflow, what is the value of R1?
- (ii) Write an ARM assembly code fragment which executes in 2 cycles and sets R1 := 105\*R0, ignoring overflow, and using the minimum number of registers. Note that 105 = 7\*15.
- (iii) Suppose that R0 is unsigned and R1 signed. What is the maximum value in R0 for which the multiplication in (ii) does not overflow?

[12]

```
&00 MOV RO, #2

&04 ADD R1, RO, RO

&08 SUB R2, RO, RO, Isl R1

&0C ORR R3, R1, RO

&10 AND R4, R1, RO

&14
```

Figure 1.1

ADD R1, R0, R0, Isl #2 ADD R2, R0, R0, Isl #5 SUB R1, R1, R2

Figure 1.2

2. For each part a - c below record the value of R0-R4, the condition codes, and any *changed* memory locations, after execution of the specified code. You must assume in each case that initially all registers and flags have value 0, and the memory contains values as shown in Figure 2.1. Write your answers using as a template a copy of the table in Figure 2.3. Each answer may be written in either hexadecimal, decimal, or as powers of 2, this is illustrated in the row labelled x).



Location	Value
&100	&00000001
&104	&FFFFFFFF
&108	&01020304
&10C	&00000108
> &10C	&0

Figure 2.1 - memory locations

MOVS	R0,#-2			MOV	RO, #&100
MOV	R1, #3	MOV	RO, #&108	ADCS	R1, R0, R0, Isl 23
MOV	R2, #&100	MOV	R1, #&1	ADCS	R2, R1, R1
ADDMI	R3, R1, R0	LDR	R2, [R0]	ADD	R3, R2, R2
EOR	R4, R0, R1	LDRB	R3, [R0,#3]!	MOV	R4, R0, ror 16
STR	R1, [R2, #4]	STRB	R3, [R1]	STMED	RO!, {R3}
	(a)		(b)		(c)

Figure 2.2 - code fragments

	r0	r1	r2	r3	r4	NZCV	Memory
x)	0	&1020	$2^{30}+2^{8}$	10	-3	0110	$mem_{32}[\&120] = 10$
a)							
b)							
c)							

Figure 2.3 - template for answers

- 3. A 32 bit ARM CPU makes a sequence of word cache operations 1, 2, 3, ... as in Figure 3.1. Assume that all cache lines are initially invalid.
  - a) Suppose the CPU has a direct mapped cache with total size of 4 words (16 bytes) which contains two lines:
    - (i) For the first five operations, i = 1, 2, 3, 4, 5, state the tag, index and word select, and whether the operation is a hit or miss.
    - (ii) For the operations i = 6 16 state whether the operation is a hit or miss.

[10]

- b) Suppose the CPU has a direct mapped cache with four lines each of one word (four bytes):
  - (i) For the first five operations, i = 1, 2, 3, 4, 5, state the tag, index and word select, and whether the operation is a hit or miss.
  - (ii) For the operations i = 6 16 state whether the operation is a hit or miss.

[10]

c) The sequence of word cache operations is now as in Figure 3.2 with all cache lines initially invalid. Suppose the cache is write-back with two lines each of two words (8 bytes). State the memory operations required to implement each cache operation using the notation illustrated in Figure 3.3 which indicates reads of locations &4, &8, followed by writes to &C,&10.

[10]

i	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Memory address	&0	&4	&8	&C	&10	&14	&18	&14	&10	&C	&8	&4	&0	&4	&8	&C

Figure 3.1

i	1	2	3	4	5	6	7	8	9	10
Read/Write	R	W	R	R	W	W	R	W	W	R
Memory address	&0	&4	&8	&C	&10	&14	&C	&10	&0	&4

Figure 3.2

R4, R8, WC, W10

Figure 3.3

- 4. This question relates to the ARM assembler code fragment TEST in Figure 4.1.
  - Write simplified pseudo-code equivalent to TEST. Explain why the total number of cycles executing TEST is always more than the number of instructions executed.

[8]

b) Rewrite the code in Figure 4.1 so that it always executes in 4 machine cycles on an ARM-7 architecture.

[8]

c) Suppose that initially all registers are zero. Draw a diagram of the execution of TEST under these conditions which shows each stage of the ARM-7 pipeline for each instruction.

[8]

d) Suppose one in four instructions executed is a branch, and that an ARM-X processor with pipeline length 5 running at 100MHz correctly predicts 60% of all branches. If all non-branch instructions execute in a single cycle calculate the average instruction rate of ARM-X, stating any assumptions you make to obtain your answer.

[6]

```
TEST

CMP R1, R0

CMPEQ R3, R2

BEQ T1

RSB R5, R4, #0

B T2

T1

MOV R5, R4

T2
```

Figure 4.1

# **EXAM NOTES 2008**

# Introduction to Computer Architecture

# Memory Reference & Transfer Instructions

LDR load word
STR store word
LDRB load byte
STRB store byte
LDREQB; note position
; of EQ
STREQB

LDMED r131,{r0-r4,r6,r6}; 1 => write-back to register
STMEQIB r21,{r2}
STMEQIB r21,{r5-r12}; note position of EQ; higher reg nos go toffrom higher mem addresses always [EFF][A|D] empty|[ull, ascending][A|D] empty|[ull, ascending][A|D] incr|decr,after|before

LDR	r0, [r1]	; register-indirect addressing
LDR	r0, [r1, #offset]	; pre-indexed addressing
LDR	r0, [r1, #offset]!	; pre-indexed, auto-indexing
LDR	r0, [r1], #offset	; post-indexed, auto-indexing
LDR	r0, [r1, r2]	; register-indexed addressing
LDR	r0, [r1, r2, IsI #shift]	; scaled register-indexed addressing
LDR	r0, address_label	; PC relative addressing
ADR	r0, address label	; load PC relative address

R2.1

### ARM Data Processing Instructions Binary Encoding

			On-codos	Op-couce				- I ANDS	ANDEOS		S=> set flags				Op2	
Effect	Rd:= Rn AND Op2	Rd:= Rn EOR Op 2	Rd:= Rn - Op2	Rd:=Op2-Rn	Rd:=Rn + Op2	Rd:= Rn + Op2 + C	Rd:=Rn-Op2+C-1	Rd:= Op2 - Rn + C -	Scc on Rn AND Op2	Sec on Rn EOR Op2	See on Rn - Op2	Sec on Rn + Op2	Rd: Rn OR Op2	Rd:=Op2	Rd:= Rn AND NOT Op2	Rd:=NOTOn2
Meaning	Logical bit-wise AND	Logical bit-wise exclusive OR	Subtract	Reverse subtract	Add	Add with carry	Subtract with carry	Reverse subtract with carry	Test	Test equi valence	Compare	Compare negated	Logical bit-wise OR	Move	Bit clear	Move negated
Mnemonic	AND	EOR	SUB	RSB	ADD	ADC.	SBC	RSC	TST	TEQ	CMP	CMN	ORR	MOV	BIC	MAN
Opcode [24:21]	0000	1000	0100	1100	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	

# Conditions Binary Encoding

Opco de	Mnemonic	Interpretation	Status flag state for
31:28	extension		execution
0000	EQ	Equal / equals zero	Zset
1000	N	Not equal	Zclear
0100	CS/HS	Carry set / unsigned higher or same	Cset
0011	CC/LO	Carry clear / unsigned lower	Celear
0100	M	Minus / negative	Nset
0101	PL	Plus / positive or zero	Nelear
0110	NS	Overflow	Vsct
01111	VC	No overflow	Velear
1000	HI	Unsigned higher	C set and Z clear
1001	LS	Unsigned lower or same	C clear or Z set
1010	GE	Signed greater than or equal	Nequals V
1011	LT	Signed less than	N is not equal to V
1100	GT	Signed greater than	Z clear and N equals V
1101	LE	Signedless than or equal	Z set or N is not equal to V
1110	AL	Always	any
1111	N	Never (do not use!)	none

R2.2

# Data Processing Operand 2

Examples	ADD r0, r1, r2 MOV r0, #1 CMP r0, #1 EOR r0, r1, r2, lsr #10 RSB r0, r1, r2, asr r3
	ADD r0, r1, op2 MOV r0, op2

Op2	Conditions	Notes
Rm		
#imm	imm = s rotate 2r (0 ≤ s ≤ 255, 0 ≤ r ≤ 15)	Assembler will translate negative values changing op-code as necessary Assembler will work out rotate if it exists
Rm, shift #s Rm, rrx #1	(1 ≤ s ≤ 31) shift => lsr,lsl,asr,asl,ror	rrx always sets carry ror sets carry if S=1 shifts do not set carry
Rm, shift Rs	shift => Isr,Isl,asr,asl,ror	shift by register value (takes 2 cycles)

R2,4

Page 2 of 4

R2,3

### Multiply Instructions

- MUL,MLA were the original whether they are signed or (32 bit result) instructions + Why does it not matter
  - Later architectures added unsigned? 64 bit results
- Note that some multiply instructions have 4 register operands!
- + Multiply instructions must have register operands, no immediate constant
- implemented more efficiently with data processing + Multiplication by small constants can often be instructions - see Lecture 10.

### NB d & m must be different for MUL. MULA

### ARM3 and above

multiply-acc (32 bit) unsigned multiply signed multiply multiply (32 bit) UMLAL rl, rh, rm, rs UMULLrl, rh, rm, rs SMULL rl,rh,rm,rs MULA rd,rm,rs,rn SMLAL rl,rh,rm,rs rd, rm, rs

Rd:= (Rm\*Rs)[31:0] + Rn Rd := (Rm\*Rs)[31:0]

unsigned multiply-acc (Rh:RI) := (Rh:RI)+Rm\*Rs (Rh:RI) := Rm\*Rs

signed multiply-acc

; value numb - numb may be too large for a MOV operand

; assembles to instructions that set r0 to immediate ; operand can be string or number in range 0-255

LDR r0, =numb

"string", &0d, &0a, 0 ; defines one or more bytes of storage. Each

0,1,&ffff0000,&12345 ;defines one or more words of storage

defines word of storage

880000000

MYWORD DCW MYDATA DCD

TEXT

ALIGN

200

%

BUFFER

EQU

SIZE

defines bytes of zero initialised storage

defines a numeric constant

**Assembly Directives** 

forces next item to be word-aligned

(Rh:RI) :=(Rh:RI)+Rm\*Rs (Rh:RI) := Rm\*Rs

ARM7DM core and above

ISE1/EE2 Introduction to Computer Architecture

time - 2-Apr-07

2.5

R2.6

Case does not matter anywhere (except inside strings)

& prefixes hex constant: & 3FFF

## **Exceptions & Interrupts**


Exception	Return	L
SWI or undefined instruction	MOVS pc, R14	Exce
IRQ, FIQ, prefetch abort	SUBS pc, r14, #4	FIO
Data abort (needs to rerun failed instruction)	SUBS pc, R14, #8	

Exception Mode	Shadow registers
SVC,UND,IRQ,Abort	R13, R14, SPSR
FIQ	as above + R8-R12

(0x introduces a hex constant)

Exception	Mo de	Vector address
Reset	SVC	0x0000000
Undefined instruction	CIND	0x00000004
Software interrupt (SWI)	SVC	0x0000008
Prefetch abort (instruction fetch memory fault)	Abort	Ox0000000C
Data abort (data access memory fault)	Abort	0x0000010
IRQ (normal interrupt)	IRQ	0x0000018
FIQ (fast interrupt)	FIQ	0x0000001C


### Data Processing Instruction Binary Encoding



Page 3 of 4

# Multiple Register Transfer Binary Encoding

\* The Load and Store Multiple instructions (LDM / STM) allow betweeen 1 and 16 registers to be transferred to or from memory.



### Instruction Set Overview

Data Processing PSR Transfer	Multiply	Single Data Swap	Single Data Transfer	Undefined	Block Data Transfer	Branch	Coproc Data Transfer	Coproc Data Operation	Coproc Register Transfer	Software Interrupt
	Rm	Rm		XXXX			н	CRm	CRm	
	-	-		=			offset	0	-	
Operand 2	1001	1001	offset		ar List			CP	ð	
Ü	Rs	0000		ŏ	Register List		#dO	CP#	CP#	ignored by processor
Rd	R	Rd	Rd	XXXXXXXXXXX		offsol	CRd	CRd	Rd	ignored by
Ru	Rei	Rn	Rn	XXXXXXXXXXXXXXXXXXXXXX	Kh		Ru	CRn	CRin	3
S	S	0.0	=				-			
Opcode		8	U B W L		N S N		P N W L	CP Opc	CP Opt	
_	0 0 0	10	P U	_	2	-1		0	0	4"
0.0	000000	00010	10	0 1 1	100	101	110	1110	1110	1111
Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Сонд	Cond

# **Branch Instruction Binary Encoding**

Branch with Link: Branch:

B{<cond>} label

BL{<cond>} sub routine label

Offset = Branch with link Link bit 0 = Branch Condition field 25 24 23

\* The offset for branch instructions is calculated by the assembler:

By taking the difference between the branch instruction and the target address minus 8 (to allow for the pipeline).

This gives a 26 bit offset which is right shifted 2 bits (as the bottom two bits are always zero as instructions are word - aligned) and stored into the instruction encoding.

This gives a range of ± 32 Mbytes.

R2.10

### **ARM Instruction Timing**

Exact instruction timing is very complex and depends in general on memory cycle times which are system dependent. The table below gives an approximate guide.

Instruction	Typical execution time (cycles) (If instruction condition is TRUE – otherwise 1 cycle)
Any instruction, with condition false	1
data processing (all except register-valued shifts)	1
data processing (register-valued shifts)	2
LDR, LDRB	4
STR,STRB	4
LDM (n registers)	n+3 (+3 if PC is loaded)
STM (n registers)	n+3
B, BL	4
Multiply	7-14 (varies with architecture & operand values)

Page 4 of 4

E1.9B Paper Number(s):

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2008** 

ISE Part I: MEng, BEng and ACGI

### INTRODUCTION TO COMPUTER ARCHITECTURE AND SYSTEMS (PART B) OPERATING SYSTEMS

Tuesday, 27 May 11.30 am

Time allowed: 1:00 hour

There are TWO questions on this paper.

Answer ONE question.

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s): Demiris, Y.K.

Second Marker(s): Bouganis, C.

### The Questions

### Answer ONLY ONE of the following two questions

(a) Describe the MQS (Multilevel Queue Scheduling) and MFQS (Multilevel Feedback Queue Scheduling) algorithms, and list their advantages and disadvantages.

[4]

(b) In the context of interprocess synchronization, describe the concept of race conditions. Using semaphores, describe how you can enforce that the critical section of a process A will always be executed before the critical section of a process B.

[4]

- (c) In the context of a memory paging system, consider the following scenario:
  - You have three available frames
  - The reference string is 5-1-3-3-7-2-7-5-7-3

Starting with empty frame contents, show the sequence of frame contents after each request, and count the number of page faults for each of the following page replacement algorithms:

- i. Optimal-page replacement [3]
  ii. First in First Out replacement [3]
  iii. LRU (Least Recently Used) page replacement [3]
- (d) In the context of deadlock prevention, describe how the circular wait condition necessary for a deadlock to be possible can be avoided.

[3]

2.

(a) In the context of memory allocation, describe the "first-fit", "best-fit", and "worst-fit" methods of memory allocation, and describe the advantages and disadvantages of each method.

[3]

(b) Using pseudo-code, describe the function of three semaphore primitives Init(S, number), wait(S), and signal(S), given the following definition for the semaphore data type:

Type semaphore: record

Counter: int;

Queue: list of processes

Fnd

[3]

(c) Consider the following set of processes, with their corresponding arrival times, duration, and priority levels [higher numbers indicate higher priority]:

Process	Arrival time (ms)	Duration (ms)	Priority level
A	0	4	5
В	3	6	9
С	6	5	10
D	9	4	11

Show the order of execution (including timing information) of the processes if the scheduler implements the following scheduling algorithms:

(i)	Round Robin with a time slice of 4 ms	[3]
(ii)	Priority-scheduling without preemption	[3]
(iii)	Priority-scheduling with preemption	[3]

For each of the algorithms calculate the average waiting time, and the average turnaround time.

(d) A system has 25 instances of a resource type and there are currently four processes running; their maximum needs and their current allocation are shown in the table below

	Maximum requirements	Current allocation
Process A	10	5
Process B	8	5
Process C	8	5
Process D	10	7
		. Free: 3

 Determine whether the current state is a safe state, or not, and in either case, demonstrate why.

[3]

 Assume that the system is using the banker's algorithm for dynamic deadlock avoidance. Describe the algorithm's response if process A requests 3 instances of the resource type.

[2]