Paper Number(s):

E2.19

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2009**

EEE Part II: MEng, BEng and ACGI

INTRODUCTION TO COMPUTER ARCHITECTURE

Monday, 1 June 2.00 pm

Time allowed: 1:30 hours

Corrected Copy

GE

There are FOUR questions on this paper.

Question 1 is compulsory and carries 40% of the marks.

Answer Question 1 and two others from Questions 2-4 which carry equal marks (30% each).

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s):

Clarke, T.

Second Marker(s): Demiris, Y.

Special information for invigilators:

The booklet Exam Notes 2009 should be distributed with the Examination Paper.

Information for candidates:

The prefix &, or suffix $_{(16)}$, introduces a hexadecimal number, e.g.: &1C0, $1C0_{(16)}$.

The booklet Exam Notes 2009, as published on the course web pages, is provided and contains reference material.

Question 1 is compulsory and carries 40% of marks. Answer only TWO of the Questions 2-4, which carry equal marks.

The Questions

1. [Compulsory]

- (a) Perform the following numeric conversions:
 - (i) $-251_{(10)}$ into 9 bit signed octal
 - (ii) "abcA" into 32 bit hexadecimal ASCII codes with the first character stored in the least significant byte.
 - (iii) -22.25₍₁₀₎ into IEEE-754 floating point. Give your answer in *hexadecimal*.

[8]

(b) A CPU with 60 MHz clock frequency executes one instruction per cycle using a pipeline of length of 5, and has a pipeline stall every 10 cycles. Calculate the average throughput of the CPU in millions of instructions per second (MIPS), assuming stall time = pipeline length. What would be the throughput of this CPU with no pipeline?

[8]

(c) State the value in *decimal* of registers R0-R5 at the end of the ARM assembly code fragment in *Figure 1.1* assuming that at the start of the code fragment $Rn = n \ (n = 0, 1, 14)$.

[12]

(d)

- (i) State the unsigned and signed number ranges for an *n* bit binary number.
- (ii) State in the ARM architecture what is the Boolean expression on condition codes **N,Z,C,V** for unsigned arithmetic overflow.
- (iii) State in the ARM architecture what is the Boolean expression on condition codes N,Z,C,V that will implement the condition R0 > R1 after instruction CMP R0,R1 assuming R0, R1 are signed.

[12]

RSBS RO, R7, R6
ADD R1, R6, R7, Isr #1
EOR R2, R7, R8
SBC R3, R3, R3
BIC R4, R10, #3
MOV R5, R12, Isl #10

Figure 1.1

2. Each code fragment (a) - (c) below executes with all condition codes and registers initially 0, and memory locations as in *Figure 2.1*. State the value of R0-R3, the condition codes, and any *changed* memory locations, after execution of the code fragment. Write your answers using as a template a copy of the table in *Figure 2.3* omitting the row labelled (x) which indicates the required format of your answer. Each answer must be written in hexadecimal, except the condition codes which must be in binary, this format illustrated in row (x).

(a)	Code as in Figure 2.2a.	[10]
(b)	Code as in Figure 2.2b.	[10]
(c)	Code as in Figure 2.2c.	[10]

Location	Value
&100	&11121314
&104	&10203040
&108	&01020304
&10C	&80706050
> &10C	&0

Figure 2.1 - memory locations

MOV MOV LDR LDR LDRB LDRB STRB	R10, #&100 R11, #4 R0, [R10,R11] R1, [R10,#8]! R2, [R10],#1 R3, [R10] R10, [R11,R11]	MOV RO, #&108 MOV R1, #&200 LDMDA RO!, {R2,R3} STMIB R1, {R2,R3}	MOV MOV EORS ADC SUBS	R0, #1 R1, R0, rol #10 R2, R1, R0, ror #1 R3, R0, R0 R0, R0, R0
	(a)	(b)		(c)

Figure 2.2 - code fragments

	R0	R1	R2	R3	NZCV	Memory
(x)	0	&1020	&FFFFFFFF	&C	0110	$mem_8[\&120] = \&10$ $mem_{32}[\&300] = \&FFFF0000$
(a)						
(b)						
(c)						

Figure 2.3 - template for answers

- 3. The ARM code in Figure 3.1 sets R1 to a value which depends on R2, R3, R4.
 - (a) Give code examples from the execution of this code to show how an ARM instruction that enters the FETCH stage of the pipeline may be either not executed, condition-true executed, or condition-false executed.

[6]

(b) If initially R1 = x1, R2 = x2, R3 = x3, R4 = x4, state concisely, using pseudocode with one or more if-then-else statements, what is the final value to which R1 is set.

[8]

(c) If R2,R3,R4 are initially 0 trace through the execution of the ARM7 code in *Figure 3.1* illustrating in a diagram the instructions occupying each stage of the pipeline in every cycle.

[8]

(d) State what are the quickest and slowest paths through the code in Figure 3.1 when executed on the ARM7, giving in each case the code execution time in machine cycles. Instruction timing may be found in the Exam Notes booklet.

[8]

- A CMP R2, #0
- B ADDGE R1, R1, R2
- C SUBLT R1, R1, R2
- D BEQ X
- E ADD R1, R1, R3
- F BY
- X ADD R1, R1, R4

Y

Figure 3.1

- 4. This question relates to the ARM assembler code fragment LOOP in *Figure 4.1*.
 - (a) If R0 has non-negative value *n* at the start of LOOP, calculate as a function of *n* the number of iterations of LOOP. Discuss what happens if *n* is negative.

[6]

(b) The instructions with labels C & D test ARM condition codes. State in each case which instruction sets the condition codes which are tested, and therefore what is the condition on data in R1 for each of these instructions to be condition-true executed.

[8]

(c) Suppose that just before the instruction with label A is executed, the bits of R1 & R3 are denoted X(31:0) and Y(31:0). Using these bit designations, determine the value of each bit of R3 just after the instruction with label D is executed.

[8]

(d) At the start of LOOP, R5 = p, R6 = q. Determine the addresses of all memory locations loaded and stored in the *i*th iteration of LOOP, where *i* ranges from 1 upwards, as a function of *i*, *p* and *q*. Hence state concisely what is the change in memory locations made by this code when it is executed with R0 = n.

[8]

LOOP

R1, [R5],#4 LDR LDR R3, [R6] R3, R3, #&80000003 A BIC R4, R1, #&8000001 B ANDS C EORMI R3, R3, R4 D ORRNE R3, R3, #2 STR R3, [R6], #4 SUBS RO, RO, #1 BGE LOOP

Figure 4.1

EXAM NOTES 2009

Introduction to Computer Architecture (EE2)

Introduction to Computer Architecture and Systems (ISE)

Memory Reference & Transfer Instructions

LDREQB; note position load word store word load byte store byte LDR STR LORB STRB

; of EQ STREQB

STMFA r13, {r2}

STMEQIB r21,{r5-r12}; note position of EQ
; higher reg nos go toffrom higher mem addresses always
[EIF][AID] emptylfull, ascendingdescending
[IID][AIB] incridecr,afteribefore LDMED r131,{r0-r4,r6,r6}; 1 => write-back to register

scaled register-indexed addressing PC relative addressing register-indirect addressing pre-indexed addressing pre-indexed, auto-indexing post-indexed, auto-indexing register-indexed addressing load PC relative address r0, [r1]
r0, [r1, #offset]
r0, [r1, #offset]
r0, [r1, #offset]
r0, [r1, r2]
r0, [r1, r2, 1sl #shift]
r0, address_label
r0, address_label LOR LOR AR LOR A

R2.1

R2.2

ARM Data Processing Instructions Binary Encoding

Opcode 24:21	Mnemonic Meaning	Meaning	Effect	
0000	AND	Logical bit-wise AND	Rd:= Rn AND Op2	
1000	EOR	Logical bit-wise exclusive OR	Rd:= Rn EOR Op2	
0100	SUB	Subtract	Rd:= Rn - Op2	Oncodes
0011	RSB	Reverse subtract	Rd:=Op2 - Rn	conco-do
0010	ADD	Add	Rd := Rn + Op2	Old A
1010	ADC	Add with carry	Rd := Rn + Cp2 + C	AND
0110	SBC	Subtract with carry	Rd:= Rn - Cp2 + C - 1	ANDEG
0111	RSC	Reverse subtract with carry	Rd:=Op2 - Rn + C - 1	ANDS
1000	TST	Test	Sec on Rn AND Op2	ANDEOS
1001	TEQ	Test equivalence	See on Rn EOR Op2	
1010	CMP	Compare	Sec on Rn - Op2	S=> set flags
1011	CMN	Compare negated	Scc on Rn + Op2	
1100	ORR	Logical bit-wise OR	Rd:= Rn OR Op2	
1011	MOV	Move	Rd:= Op2	
1110	BIC	Bit clear	Rd:= Rn AND NOT Op2	
Ξ	MVN	Move negated	Rd:=NOTOn2	

Conditions Binary Encoding

31:28	extension	Mnemonic Interpretation extension	execution
0000	DI DI	Equal / equals zero	Zset
1000	Z	Not equal	Zelear
0100	CS/HS	Carry set / unsigned higher or same	Cset
1100	CC/1.0	Carry clear / unsigned lower	C clear
0010	M	Minus / negative	Nset
1010	PL	Plus / positive or zero	Notear
0110	VS	Overflow	Vset
0111	۸C	No overflow	Velear
1000	Ξ	Unsignedhigher	C set and Z clear
1001	LS	Unsigned lower or same	C clear or Z set
0101	GE	Signed greater than or equal	N equals V
1011	.13	Signed less than	N is not equal to V
1100	15	Signed greater than	Z clear and N equals V
101	TE	Signed less than or equal	Z set or N is not equal to V
1110	٧r	Always	any
	N	Never (do not use!)	none

Data Processing Operand 2

CMP r0, #-1 EOR r0, r1, r2, Isr #10 RSB r0, r1, r2, asr r3 ADD r0, r1, r2 MOV r0, #1 ADD r0, r1, op2 MOV r0, op2

Examples

Op2	Conditions	Notes
Rm		
#imm#	imm = s rotate 2r (0 ≤ s ≤ 255, 0 ≤ r ≤ 15)	Assembler will translate negative values changing op-code as necessary Assembler will work out rotate if it exists
Rm, shift #s Rm, rrx #1	(1 ≤ s ≤ 31) shift => sr, s ,asr,as ,ror	rrx always sets carry ror sets carry if S=1 shifts do not set carry
Rm, shift Rs	shift => Isr,IsI,asr,asI,ror	shift by register value (takes 2 cycles)

R2.4

R2.3

Multiply Instructions

*	MUL,MLA were the original * N	*	ž
	(32 bit result) instructions		9
	+ Why does it not matter		
	whether they are signed or		
	unsigned?		
*	 Later architectures added 		
	64 bit results		

AUL, MLA were the original	*	AUL, MLA were the original * Note that some multiply instructions have 4
32 bit result) instructions		register operands!
+ Why does it not matter		+ Multiply instructions must have register
whether they are signed or		operands, no immediate constant
unsigned?		+ Multiplication by small constants can often be
ater architectures added		implemented more efficiently with data proces


 Later architectures added 	64 bit results

ъ.	+ Multiply instructions must have register
led or	operands, no immediate constant
	+ Multiplication by small constants can often be
led	implemented more efficiently with data proces

implemented more efficiently with data processing instructions – see Lecture 10.	or MUL, MLA	1:0] 1:0] + Rn	S I)+Rm*Rs s)+Rm*Rs
implemented more efficiently with data processing instructions - see Lecture 10.	NB d & m must be different for MUL, MLA	Rd := (Rm*Rs)[31:0] Rd:= (Rm*Rs)[31:0] + Rn	(Rh:Rl) := Rm*Rs 3c (Rh:Rl) := (Rh:Rl)+ (Rh:Rl) := Rm*Rs	(Rh:RI) :=(Rh:RI)+Rm*Rs
L	NBd&mn	multiply (32 bit) multiply-acc (32 bit)	unsigned multiply (Rh:Rl) := Rm*Rs unsigned multiply-acc (Rh:Rl) := (Rh:Rl)+Rm*Rs signed multiply (Rh:Rl) := Rm*Rs	signed multiply-acc (Rh:R
 Later architectures added 64 bit results 	ARM3 and above	MUL rd, rm, rs MLA rd,rm,rs,rn	UMULLri, rh, rm, rs UMLAL ri, rh, rm, rs SMULL ri,rh,rm,rs	
64	AR	MA	SMU	SML

ISE1/EE2Introduction to Computer Architecture

\$MC - 29-Mar-09




Exceptions & Interrupts

SWI or undefined instruction	MOVS pc, R14 Exc	Exception Mode	Shadow registers
IRQ, FIQ, prefetch abort	SUBS pc. r14.#4	SVC,UND,IRQ,Abort	R13, R14, SPSR
5	SIIBS or B14 #8		as above + R8-R12
			(0x introduces a hex constant)
Exception		Mode	Vector address
Reset		SVC	0x00000000
Undefined instruction	u(ON5	0x00000004
Software interrupt (SWI)	SWI)		0×00000008
Prefetch about (insti	Prefetch about (instruction fetch memory fault)		0x0000000C
Data abort (data access memory fault)	sss memory fault)	Abort	0x00000010
IRQ (normal interrupt)	. (14	IRQ	0x00000018
FIQ (fast interrupt)		ΕΊQ	Ox0000001C

Multiple Register Transfer Binary Encoding

The Load and Store Multiple instructions (LDM / STM) allow betweeen 1 and 16 registers to be transferred to or from memory.



Branch Instruction Binary Encoding

Branch:

B{<cond>} label
BL{<cond>} sub_routine_label Branch with Link:

1	- 1		
	- 1	善	
	- 1	=	
	- 1	3	
	-=	55	
	Offset	2 2	무
	-	= Branch = Branch with link	Ĕ
		Link bit 0 = Brand 1 = Brand	Condition field
	- 1	Ħ	Ĕ
	-	=	ē
		三	ō
	- 1	1	9
	- 1	1	1
	- 1		1
3		۔	1
2	-		
			1
28 27 25 24 20			
28	Cond	_	

The offset for branch instructions is calculated by the assembler:

- + By taking the difference between the branch instruction and the target address minus 8 (to allow for the pipeline).
- This gives a 26 bit offset which is right shifted 2 bits (as the bottom two bits are always zero as instructions are word aligned) and stored into the instruction encoding.
 - + This gives a range of ± 32 Mbytes.

R2.9

ARM Instruction Timing

Exact instruction timing is very complex and depends in general on memory cycle times which are system dependent. The table below gives an approximate guide.

	THE RESERVE THE PARTY OF THE PA
Instruction	Typical execution time (cycles) (If instruction condition is TRUE – otherwise 1 cycle)
Any instruction, with condition false	1
data processing (all except when shift is by number equal to value of register)	•
data processing (register-valued shifts)	2
LDR,LDRB	4
STR,STRB	4
LDM (n registers)	n+3 (+3 if PC is loaded)
STM (n registers)	n+3
B, BL	4
Multiply	7-14 (varies with architecture & operand values)

Instruction Set Overview

Operand 2 Pace Processing PSR Transfer	roni ken Mukipiy	1 0 D 1 3 Um Single Data Swap	ptisci Binglo Data Transfer	1 XXXX Undehned	Hogetteint Block Data Transfor	Branch	odset Coprocideta Transfer	City 0 Citim Coproc Data Operation	GP I Chen Coproc Register Iranster	Control of control of
	Ris	2000		3	Hays	,	AID	400	#ed:)	Annual Bur Distance and
110	Kit	183	133	KKAKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKK		other	CINE	1323	Hel	of Processor.
189	HH	ā	186	KKKKKKKK	rg.		ş	Cito	CKBI	
0 th 1 Operada S	8 V 000	00 8 0	I P U B W L		P to S W r	_	1. U N W L	cuele	CPUDE 1	
0 11	0 0 0 0 0 0	00010	1 1 0	1 1 5	1.0.1	- 01	110	1110	2	
Chand	Ctent	Cong	Cend	Cond	tions	Cond	Cond	Cond	Cond	





NB - b7 = 0	P 2	0 =						9	b(3:0)	<u> </u>							
		0	-	8	ĸ	4	s	9	7	8	6	٩	8	C	۵	ш	ш
	۰	NUL	SOH	STX	Ę	EOT	ENG	ACK	BEL	BS	표	TP	5	55	S. C.	60	16
	_	DLE	100	DC2	003	DC4	NAK	SYN	ЕТВ	CAN	EM	ans	ESC	FS	68	50	0.0
	2	SPC		=	*	₩	80	යා	-	_	-	-11-	+		1		_
b(6:4)	ю	8	_	N	N	4	2	Q	7	œ	9			~	11	^	6 -
	~	0	Œ	8	ں	0	ш	느	5	I	_	7	¥	_	Σ	Z	0
	ıs	0	0	Œ	5	F	=	=	3	×	>-	7	_	_	_	<	1
	9	-	ಡ	D	ပ	U	8	\	D	ے		-	\times		Ξ	=	0
	7	0	5	<u>L</u>	B		=	2	3	X	3	N	~	_	~	5	DEL

(wc - 29-1/a-09

ISE I/EE2 Introduction to Computer Architecture

Maiter

A=analysis, D=design, C=calculated solution using taught theory, B=bookwork

NB - marking will be 1 mark for every 2% indicated on question paper (max 50 marks) so marks here are half of marks on question paper.

Solution to Question 1

36 minutes for the question => 9 minutes each part

- (a) i) 405₍₈₎ ii) 61626341₍₁₆₎ (NB assume little-endian so LSB is bits (7:0) of the word)
- iii) C1B20000₍₁₆₎ s=1, e=131, m=(1.)011001

[1 mark each, except iii 2 marks]

[4C]

(b) T=60M/(1+0.1*5)=40MIPS. With no pipeline there is no stall, but stages happen sequenctially so 60M/5=12MIPS

[4C]

(c) R0= -1, R1= 6+7/2= 9, R2= 15, R3= -1 (no carry from RSBS), R4= 8, R5= 12*1024 = 12288

[6C]

- d) (i) 0-2ⁿ-1 (unsigned), -2ⁿ⁻¹ - 2ⁿ⁻¹-1 (signed)
- (ii) (

(iii) either result is positive & no overflow, or result is negative & overflow:

(!N).!V + N.V).!(Z) or

!(N⊕V).!Z etc

[6A]

Solutions for E1.9/E2.19

Solution to Question 2

27 minutes for the question

This tests ability to understand low-level operation of ARM assembler instructions

For each part, deduct 1 mark for each column wrong down to minimum

of 0 marks. Assume mem[] = mem₃₂[].

	r0	r1	r2	r3	NZCV	Memory
a)	&10203040	&01020304	&04	&03	n/a	$mem_8[\&8] = \&108$
b)	&100	&200	&10203040	&01020304	n/a	$mem_{32}[\&204] = \&10203040$ $mem_{32}[\&208] = \&01020304$
c)	&0	&400	&80000400	&2	0110	n/a

Note;

consequent errors allowed (e.g. data wrong in memory write) In b) r2/r3 swapped => 1 mark

[5A+5A+5A]

Solutions for E1.9/E2.19

Solution to Question 3

27 minutes for the question

This questions tests understanding of instruction execution in the ARM architecture.

(a)

Not executed but FETCHED: instruction X if F is executed

condition-true executed: A

condition-false executed: B if R2 < 0 (signed)

[3B]

b)

if x2 > 0 (signed) then R1 := x1+x2+x3 else

if x2 < 0 (signed) R1 := x1 - x2 + x3

if x2 = 0 then R1 := x1+x2+x4

c)

[4A]

FETCH	Α	В	C	D	E	F	wait	X	Y	
DECODE		Α	В	С	D	E	stall	stall	Х	Υ
EXECUTE			Α	В	С	D	stall	stall	stall	Χ

[4A/B]

d)

quickest: A,B,C,D,X (8 cycles) slowest: A,B,C,D,E,F (9 cycles)

[4A]

Solution to Question 4

This question tests whether the student understands the ARM bit manipulation & conditional execution.

27 minutes for the guestion

a) n + 1 iterations (loop for values of n down to and including 0). If n is negative it will loop once.

[3A]

b) Instruction at B sets codes for both C & D. C & V are not set, N & Z are set based on the value of R3 AND &80000001 (bitwise AND). Hence C is executed if R1(31) is 1<=> R1 negative, D if R1(31) or R1(0) is 1.

[4A]

c) There are three bits of R3 which can change: 31, 1 and 0. Instrictions A, C & D may change these as follows

31 1 Α 0 0 0 C R1(31) 0

R1(31).R1(0) change if R1(31)=true D

R1(31) R1(31)+R1(0) R1(31).R1(0) change if R1(31) or R1(0)=true

Hence

R3(31) = R1(31)

R3(1) = R1(31) + R1(0)

R3(0) = R1(31).R1(0)

All other bits of R3 stay the same.

(NB R1=X, R3=Y)

[4A]

d)

In the first iteration the addresses are:

R1 load: p R3 load: q R3 store: q

Each iteration these both advance by 4, so we have

R1 load p+4(i-1)

R3 load and store g+4(i-1)

this continues for n+1 iterations i= 1 to n+1

Hence n+1 words [q, q+4,...,q+4n] have bits 31,1,0 modified as per part (c) by the corresponding bits of corresponding words in [p, p+4,...,p+4n]. If the two memory areas overlap with q > p the changes to q affect subsequent p locations.

[4A]