IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE

EXAMINATIONS 2010

BEng Honours Degree in Computing Part II
MEng Honours Degrees in Computing Part II
BEng Honours Degree in Information Systems Engineering Part II
MEng Honours Degree in Information Systems Engineering Part II
MSc in Computing Science
for Internal Students of the Imperial College of Science, Technology and Medicine

This paper is also taken for the relevant examinations for the Associateship of the City and Guilds of London Institute

PAPER C210=E2.13

COMPUTER ARCHITECTURE

Friday 14 May 2010, 14:30 Duration: 120 minutes

Answer THREE questions

Paper contains 4 questions Calculators required

- 1a Explain what are CPI and MIPS rating, and provide a formula relating the two.
 - b If machine A has a clock rate α times that of machine B, a MIPS rating β times that of machine B, and an instruction count γ times that of machine B for programs of interest, and α , β and γ are all larger than one, which machine would be faster and by how much?
- c What does MFLOPS rating stand for? If a machine P has a higher MIPS rating than the machine Q, would P also have a higher MFLOPS rating than Q? Justify your answer.

The three parts carry, respectively, 30%, 40%, 30% of the marks.

A program involves scaling up a large set of numbers by multiplying each number by the constant integer C. The processor on which the program runs implements a multiplication instruction (mult) which takes 10 cycles, whereas addition (add) and subtraction (sub) take 2 cycles, and a shift (srl, sll) only 1 cycle.

| Instruction | CPI | Action | |
|--------------------|-----|---|--|
| mult \$a, \$b, \$c | 10 | $R[a] = R[b] \times R[c]$ | |
| add \$a, \$b, \$c | | R[a] = R[b] + R[c] | |
| sub \$a, \$b, \$c | | R[a] = R[b] - R[c] | |
| srl \$a, \$b, s | | R[a] = R[b] shifted right (logical) by s bits | |
| sll \$a, \$b, s | 1 | R[a] = R[b] shifted left (logical) by s bits | |

- a If the constant C is 5, show how the multiplication can be implemented using add and s11 only. How many clock cycles does the add/shift version take? What is the relative performance of using adds and shifts compared to using the mult instruction?
- b Consider the case when the constant C is 508. Using the shift/add method as above, how many shift and add instructions are required to implement the multiplication? What is the performance compared with the multi-instruction?
- c Making use of Booth's algorithm, show how multiplication by C = 508 can be implemented using subtraction, addition and shifts. How fast can you make this compared to the mult instruction?

The three parts carry, respectively, 30%, 30%, 40% of the marks.

- 3a Provide the diagram of a 5-bit combinational circuit for implementing an unsigned divide-by-two operation. Label the input and output values on the diagram when the input to this circuit is 01100 (which is 12 in base ten).
- b Consider a combinational circuit for implementing a restricted version of a divide-by-three operation, which accepts a 3-bit unsigned number and produces a 1-bit quotient and a 2-bit remainder.
 - Provide the truth table for this circuit, and explain why some input combinations will lead to "don't care" results.
 - ii) Provide the optimised Boolean equations for the 3 outputs in terms of the 3 inputs.
- The combinational circuit in Part b can be used as a repeating unit for an N-bit divide-by-three circuit, by connecting the remainder outputs of one circuit to two of the 3 inputs of another. Draw a circuit diagram of a 3-bit divide-by-three circuit constructed this way, and label the values on the internal and output wires when the input is 111.

The three parts carry, respectively, 20%, 40%, 40% of the marks.

- 4a What is a page table?
 - b A system can address 2^{v} bytes of virtual memory and 2^{p} bytes of physical memory. The page size is 2^{s} bytes, and each page table entry is 2^{e} bytes. Calculate:
 - i) the number of page table entries,
 - ii) the size of the page table.
- c One way of reducing page table size is to keep only the active page table entries in physical memory, by having multiple levels of page tables.


For the system described in Part b, explain how address translation can work with multiple levels of page tables, and calculate:

- i) the number of pages indexed per page,
- ii) the number of levels of page tables needed, and
- iii) the number of physical memory accesses needed for address translation in the event of a TLB miss.

The three parts carry, respectively, 20%, 30%, 50% of the marks.

| Depa | artment of Computing Examinations — | 2009–2010 Session Confidentia | | | | | |
|-------|--|---|--|--|--|--|--|
| | MODEL ANSWER and MARKING SCHEME | | | | | | |
| First | Examiner Wl | Paper Code $C210 = E2.13$ | | | | | |
| Seco | nd Examiner KK Lung | Question Page out of | | | | | |
| Ques | stion labels in left margin | Mark allocations in right margin | | | | | |
| Ια | CPI: Cycles per instruction MIPS rating: million instructor MIPS rating x CPI x 106 | ins per second = clock rate — 0 6 | | | | | |
| Ь | exec. time = instr. count = x = instr. count = x MIPS ration x | CPIA , Clock rateA | | | | | |
| | exec. times = instr counts exec. times = instr. counts The service instruction instru | MIPS ratiga = 18 MIPS ME | | | | | |
| С | 50 A is faster than B by MFLOPS rating: million float Higher MIPS rating need not | y point operations per secona | | | | | |
| | all the instructions of a | point while A is more efficient B could have a hyper | | | | | |
| | | | | | | | |

| Department of Comp | outing Examinations — 2 | 2009-2010 Session | | Confidential |
|--|--|--|--------------------|----------------|
| | MODEL ANSWER | R and MARKING SCHE | ME | |
| First Examiner W | .k | Paper Code | C 210 = E 2 | 13 |
| Second Examiner | ck lenng | Question 2 | Page (or | ut of \ |
| Question labels in left | margin | M | fark allocations i | n right margin |
| shl & add & This takes | | es faster than the | | m 6 |
| Below assh temporary SU \$2 SU \$3 add \$7 SU \$ SU \$ | mas original number storage in \$3 \$1 2 \$1 3 \$1 42 \$3 \$3 \$1 \$3 \$3 \$1 \$3 \$3 \$1 \$3 \$4 \$3 \$5 \$ | eed 7 shifts and 6 in \$1, result in | \$2, | |
| add \$ | 2 \$ 2 \$ 3 1 N | is takes $7+6\times2 =$.9 fimes slower than the C adds he | the mult ins | 1 |
| n x 50 8 Multiply by sll \$2 sll \$3 | = $n \times (512-4)$ = $51z$ is Shift Left by _ | e the 6 adds dy = 1x512 - 1n4 , 9 bits, so This takes 4 cycl faster than the | es, 2.5 times | |



| Department of Computing Exam | inations — 2009–2010 Session | Conj | fidential | | | | |
|---|--|---|-----------|--|--|--|--|
| MODEL ANSWER and MARKING SCHEME | | | | | | | |
| First Examiner ω (| Paper Code | C210 = E2.13 | | | | | |
| Second Examiner kk lew | Question 4 | Page / out of | 1 | | | | |
| Question labels in left margin | Ma | ark allocations in right | margin | | | | |
| 4 a In virtual memory sy: | stems, a virtual memory block for contains the virtual to physical | orms a page, address | | | | | |
| translation. | | | 4 | | | | |
| b. Pirtual memory 2' page size 2's | bytes, physical memory 2° bytes, page table entry 2° | bytes bytes | | | | | |
| 1) number of pace tall | e entries = $\frac{2^{v}}{2^{s}} = 2^{v-s}$ | (3) | | | | | |
| i) size of page table = | $(2^{v-s})^{*}(2^{e}) = 2^{v+e-s}$ by | tes (3) | 6 | | | | |
| look at first table if valid, use the next table | of page table performs address using highest order bits; next highest order bits to it | index the (4) | | | | | |
| i) number of pages 7:) 2 ^{V-S} page table | indexed per page: $\frac{2^s}{2^e}$ = entires, so need: $\frac{2^s}{s-s}$ | 2^{s-e} (2) $\frac{s}{e}$ levels (2) | | | | | |
| ii) same ourstrer a | (آ م | (2) | 10 | | | | |
| | | | | | | | |
| | e a | | | | | | |
| | | | | | | | |

. .

.