DEPARTMENT	OF ELECTRICAL	AND ELECTR	RONIC ENGINE	EERING
EXAMINATIONS	S 2013			

MSc and EEE PART III/IV: MEng, BEng.and ACGI

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Monday, 7 January 10:00 am

Time allowed: 3:00 hours

There are SIX questions on this paper.

Answer FOUR questions.

All questions carry equal marks

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s): C. Toumazou

Second Marker(s): P. Georgiou

1. (a) Figures 1.1 and 1.2 show two constant current generators. What are the key differences between these two circuits?

[4]

(b) Voltage and current-sources are key components in analogue circuit design. Sketch a typical band-gap voltage reference circuit and prove that the temperature coefficient of the output voltage V_0 is zero if $V_0 = 1.283 \text{ V}$. Assume the temperature coefficient of V_{BE} to be -2.5mV/°C, Boltzmann's constant $k = 1.38 \times 10^{-23} \text{ J/K}$ and electron charge $q = 1.6 \times 10^{-19} \text{ C}$.

[10]

(c) Calculate the fractional temperature coefficient for the constant current generator of Figure 1.1 at room temperature, given that *R* is a polysilicon resistor with a temperature coefficient of 1500 ppm/°C.

[6]




Figure 1.1




Figure 1.2

2. (a) Figure 2.1 shows a folded cascode connection. What is the main advantage of this design over the more classical cascode connection? Show via a brief sketch how the architecture of Figure 2.1 can be used to form the basis of a single stage fully differential folded cascode operational amplifier (op-amp) with common-mode feedback included.

[6]

(b) Figure 2.2 shows a two-stage CMOS op-amp. Estimate the low-frequency differential voltage gain and the gain-bandwidth product of the amplifier. The aspect ratios of all devices are shown on the circuit. Assume that all bulk effects are negligible. The device model parameters are given below. What is the main advantage and disadvantage of a single-stage compared to a two-stage op-amp?

[11]

(c) Explain why a resistor in series with the compensation capacitor C in Figure 2.2 can significantly improve the amplifier's phase margin.

[3]

CMOS TRANSISTOR PARAMETERS

MODEL PARAMETERS	Kp (μΑ∕ν²)	$\lambda (V^{-1})$	$V_{To}(V)$
PMOS	20	0.03	-0.8
NMOS	30	0.02	1.0




Figure 2.1




Figure 2.2

3. (a) Sketch a typical architecture of a current-mode algorithmic analogue to digital converter and explain its principles of operation.

[10]

(b) Assume that the maximum resolution of any sampled-data converter is limited by switch noise (kT/C), calculate the maximum resolution of a stereo-audio system running at a sample rate of 40 kHz. You may assume a MOSFET switch aspect ratio (W/L) = 1/8, transconductance parameter $Kp = 20 \,\mu\text{A/V}^2$ and a device threshold voltage $V_T = 1 \, V$. The on voltage of the switch is a 5 V reference (i.e. $V_{GS}on = V_{ref} = 5 \, V$). You may also assume that the switch settles in 10 τ (where τ = time constant) over one period of the clock frequency.

Boltzmann's constant $k = 1.38 \times 10^{-23}$ J/K and the ambient temperature is 300 K.

[10]

4.(a) Under which operating conditions does the MOSFET of Figure 4.1 realise a linear floating resistor between terminals A and B? Explain why the bulk is not connected to the source.

[6]

(b) Discuss three sources of non-linearity in the single MOSFET resistor realisation of Figure 4.1 and suggest one suitable circuit design to help to eliminate one or more of these nonlinear terms. Show all necessary circuit analysis to confirm your design.

[6]

(c) (i) Show how the two transistor differential integrator shown in Figure 4.2 can be modified to create a double differential integrator. Sketch the new circuit and derive the time constant.

[6]

(ii) Assuming the transistors in your design have a resistance of 200 K Ω in their linear region and a feedback capacitor of 100pF is used, calculate the value of the time constant for your integrator.

[2]




Figure 4.1

•




Figure 4.2

5. (a) Sketch a suitable circuit for a regulated cascode current-mirror and explain why the output resistance is larger than the output resistance of a traditional cascode.

[6]

(b) For the current mirror of Figure 5.1 derive the voltage swing in terms of device threshold voltage V_T , clearly stating any assumptions you make.

[7]

(c) With the aid of a macromodel, explain the theoretical concept of current feedback and how it results in constant bandwidth application.

[7]




Figure 5.1

6. (a) For a 3rd order Chebyshev switched capacitor low pass filter, calculate the normalised passive component values for the original double terminated LC prototype of the filter shown in Figure 6.1. The filter is to have a cut-off frequency of 10 kHz and assume a clocking frequency of 200 kHz. The values of the integration capacitor for the capacitor-based sections are 10.12 pF, and for the inductive based sections are 6.98 pF. All other switched capacitors are 1pF. All values should be normalised to 1rad/s. You may assume that the clocking frequency is so high that the integrators can be assumed lossless.

[10]

(b) Explain the limitations of switch capacitor filters, showing a graph and a transfer function of how it's response deviates from an ideal integrator. Explain how this imposes a limitation on the clock frequency.

[8]

(c) Explain how the errors due to the limitations explained in part (b) be reduced.

[2]




Figure 6.1

Dautions 2013 EE 3-01.

17

1. 61) Figure III is a seif biased PTAT - generates a correct which is proportional to temperature.

Jout = VT ln[n]

R.

Figure 1.2 is a Vbe reference current since which is supply independent. Output current is generated from a regulated cascode.

Drawback is it has a large temperature coefficient and needs a large resistor.

2/4

VBE1 = VBE2 + 7263

Since VBEI-VBEZ = VTIN(]; then Vo = VBE3 + RZ/R3 VTIN(]/[1]) Vaiz - VI / 12/7 ...

V363 = VT (1) (23) -> assume non temperature independent

for 200 -0 then 20363 = VT P2 In(21)

Since $\frac{dV86}{dt} = -2.5mv/c$, $\frac{V_T}{T} = \frac{1.38 \times 10^{-23}}{1.6 \times 10^{-19}}$

then
$$\left(\frac{R_2}{R_{23}}\right) \ln\left(\frac{2}{22}\right) = 29$$
 and so $V_0 = 1.283 \text{ V}.$

Temperature Coefficient:

K) $T_{CC} = 1.283 \text{ V}.$

Temperature (oefficient:


$$C(6)$$
) $T_{CF} = \int_{VT} \frac{\partial VT}{\partial T} - \int_{R} \frac{\partial R}{\partial T}$

$$= \int_{T} - 1500 \times 10^{-6} \text{ Cal } Room T = 1833 PPm/oc}$$
 $6|6$

2.61) Main advantage of the folder cascole is that
the Signal path is folder giving a balance
between input and output allowing the Sipply
voltage to be reduced.

(26)

Single Stage fully differential amplifier with confb.



$$(9021904) = 102 (2012) = 5 \times 10^{-6} \times 0.05 = 2.5 \times 10^{-4} / 0$$

 $9m2 = 2 \sqrt{3210}$

$$G.B_{p} = 9m^{2} = 3.87 \times 10^{-5}$$

$$= 1.76 M t = 1.76$$

Single Stage.

Advantage High Speed Good Phase margin

Orsadvantage: - lower gun. lower CMVR/ Outlot sung (2)


C) Introducing Ox resister R in seres improves

Phase margin from It

Feel forward Compensation Climinates PHP Zero.

Zero given by Z = -9m6With P = 2 = -1 (1/9m6 - P). (3/3)

augher &



1

Question 3 - Continued

if 2Im < Iref

(ump soes low, distribut output = 0 and chalgre output 2 II.2.

If 2 In) I ret, comp out put soes high, destral=1

Rodgue otput (2IN-Iret) Andre out feeds up bollow state which performs excaely the some finction. The process is repeated on many times as necessors to achieve the desired

resolution.

-11-Last Port

DR & Vield/Noise = 2N

Rms noise of Switch copacitos CT

Assume fc = 1 , then

Solving Gr C guess

DR = 2 = Vielt/JKT 10. R.FC

Row = $\frac{1}{2\beta(VSJ-UT)} \approx \frac{1}{(2\beta \times 4)}$

 $\beta = \left(\frac{KW}{2L}\right)$

(on now find DRse 40telts.

10/10

(M)

Assumblem in What of (VOSZO) or (VOS < C V GS-UT) device acts in linear restan. From

FOR VDS <<(VQS-VT) VDS -VD3/2](1+1VPS)

SO ID = MW (Vas-vr) Vos

OR RAB = VDS/ID = L/(KW (VSS-VT)

Three sources of NON-Inearry UT

(i) I miled due to VBS Changry UT

but Nesawe VDS due to body effect.

10 VT=VTO+&[V-VBS+2&F-12&F]


T=bulk threshold paramete

PF= Ferry-level potential


(i) limited due to Vos approaching (Vas-VT) hence saturation renom for laste positive Vos.

(ii) For laste values of Vox lase Vas 1/2 term coner in making the result quite non-linear.

(36)




(()i) Double differential integrates.



Time constan Z = C $2\beta(v_{c_1} \rightarrow c_2)$

11)
$$\frac{Q}{z} = \frac{20000}{2000}$$
 $R = 10000$ $= 0.0000/\text{sec} \cdot \frac{2}{2}$ $= 1 \times 10^{-5} \text{sec}$.

5. a) requalle Cascole Ciment millor



Uses feel back through transistor M2 and,
Achieves very high output resistance
rout = (9m3 ros). ros. A
. rout=|9m3 ros) ros (9m2 roz)

Advantages: high output resistance high output surney


DISAd vantages - inaccuraciós of simple current mirror.

- feedback may lead to Robentius
instability.

Only cont

p)


output Swings (vocut includes all sahrakar Voltages



Assume equal L's IO = I1H

 $\zeta \in \mathbb{C}$

automadel et Curet-feedboek op-ang.
c).



27G) - 270/(11) F/G) => le domnat Pole
Fran model

If= (40-45)/RF

II= 45/R1

From above $(Volus) = (1+RF/R_1)\left[\frac{270}{RF+270}\right]$

out on

substitute Z(T)s, and assume ZTODEF

$$\left(\begin{array}{c} VO | VS \right)_{S} \omega = \left(\begin{array}{c} 1 + RF \\ P_1 \end{array} \right) \left[\begin{array}{c} 2TO \\ \hline 2TO + RF \end{array} \right] \left(\begin{array}{c} 1 \\ 1 + JV/CP \end{array} \right) \left(\begin{array}{c} 1 \\ \hline RF \end{array} \right)$$

Assuma ZrossRF

$$\left(\frac{V_0}{V_3}\right)_{\infty} = \left(\frac{1+R_F}{R_I}\right) \frac{1}{(1+J_1)} \left(\frac{1}{R_F}\right)$$

whee C.B = fp 2-10

Fpclosed = G.B/RF => determed by RF

Gan determed by R,

$$A_{c} = \left(1 + \frac{RF}{R}\right)$$

(7/7)

Answers to question 6:


a. General transformation rules for ladder prototypes:

Inductor: $\frac{f_c L_2}{R_s} = \frac{C_{L2}}{C_u}$

Capacitor: $\frac{C_{c3}}{C_u} = f_c R_s C_3$

Resistor Rs=dummy scalar.

The circuit is equivalent to an RLC prototype



[5/10]

For switched capacitor equivalent:

 $C_{c1}=Cc3=10.12 pF$

 C_{L2} =6.98 pF.

 $C_u=1pF$

Assume scaling Rs=Ri=Ro= 1Ω


Therefore

 $L2 = CL2/fc = 6.98/200x10^3 = 3.49x10^{-5} H$

Normalised 1rad/sec we multiply by $2\pi f_0$ L2=3.49 x10⁻⁵ x 2π x 10 KHz =2.192 H C1=C3=Cc3/fc = 10.12/200x10³ =5.08x10⁻⁵ f Normalised value C1=C3=3.192 f

[5/10]

b) Explain about amplitude and phase error.



Exact expression for SC integrator

$$V_0/V_{in} = \frac{1}{j!/i0} \cdot \left[\frac{\omega/ic}{2\sin\omega/2ic} \right] \cdot \exp(-j\omega/2ic)$$
IDEAL INTEGRATOR AMPLITUDE PHASE ERROR ERROR

For f/fc \rightarrow 0 where ω =2 Π f

V₀/V_{in} = 1/jt/fo response ideal and continuous.

For fc > f descrete time - non-ideal.

Limitation on clock frequency: f_c> 10 x maximum input frequency.

[8/8]

c)Antialiasing of smoothing filters at the output may be used to filter out the sampling components.

[2/2]