DEPARTMENT	OF ELECTRICAL	AND ELECTRONIC	ENGINEERING
EXAMINATION	S 2004		

MSc and EEE PART III/IV: MEng, BEng.and ACGI

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Tuesday, 4 May 10:00 am

Time allowed: 3:00 hours

There are SIX questions on this paper.

Corrected Copy

Answer Question 1 and three others

All questions carry equal marks

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s):

C. Toumazou

Second Marker(s): D. Haigh



This question is compulsory

1. (a) The circuit shown in Figure 1.1 is a single-stage inverting voltage amplifier using two CMOS FETs. Write a simple SPICE programme which will compute a small signal gain and phase frequency response analysis of the circuit over the frequency range 10 kHz to 10 MHz. The .OPTIONS card and the transistor model process parameters QP and QN are already built into the SPICE Library.

[10]

(b) Sketch and label typical phase and gain characteristics and indicate key values you would expect from the simulation, and outline how the phase margin of the amplifier is determined from the curves.

[6]

(c) What is the function of the passive components C_1 , R_1 and R_2 shown on the circuit?

[4]




Figure 1.1

2. (a) Voltage and current-sources are key components in analogue circuit design. Sketch a typical band-gap voltage reference circuit and prove that the temperature coefficient of the output voltage V_0 is zero if $V_0 = 1.283 \text{ V}$. Assume the temperature coefficient of V_{BE} to be -2.5mV/°C, Boltzmanns constant $k = 1.38 \times 10^{-23} \text{ J/K}$ and electron charge $q = 1.6 \times 10^{-19} \text{ C}$.

[11]

(b) Calculate the fractional temperature coefficient for the constant current generator of Figure 2.1 at room temperature, given that *R* is a polysilicon resistor with a temperature coefficient of 1500 ppm/°C.

[5]

(c) Explain qualitatively why the four-transistor voltage potential divider of Figure 2.2 can have smaller chip area than an equivalent two-transistor voltage potential divider with the same power consumption.

[4]




Figure 2.1




Figure 2.2

3. (a) Sketch typical circuit diagrams for a two-stage cascoded and a single-stage CMOS opamp. Explain why the single-stage design has potentially much higher bandwidth than the two-stage design and in particular why it is not necessary to Miller compensate the single-stage architecture. Give one advantage and one disadvantage of the cascoded opamp.

[8]

(b) Estimate the low-frequency differential voltage gain, slew rate, gain-bandwidth product and maximum positive output swing of the two-stage CMOS op-amp shown in Figure 3.1. Aspect ratios of all devices are shown on the circuit. Assume all bulk effects are negligible. Device model parameters are given below.

[10]

(c) Explain qualitatively why the addition of a load capacitor to the output of a two-stage opamp degrades amplifier stability, whereas an additional load capacitor connected to the output of a single-stage op-amp improves amplifier stability.

[2]

CMOS TRANSISTOR PARAMETERS

MODEL PARAMETERS	Kp (μΑ/V2)	$\lambda(V^1)$	$V_{TO}(V)$
PMOS	20	0.03	-0.8
NMOS	30	0.02	1.0




Figure 3.1

This page is intentionally left blank.

4. (a) Under what operating conditions does the MOSFET of Figure 4.1 realise a linear floating resistor between terminals A and B? Show that under these conditions the equivalent resistance R_{AB} can be approximated by

$$R_{AB} = \frac{L}{KW(V_{GS} - V_T)}$$

stating any assumptions. All symbols have their usual meaning.

[6]

(b) Discuss three sources of non-linearity in the single MOSFET resistor realisation of Figure
 4.1 and suggest one suitable circuit design to help eliminate one or more of these non-linear terms. Show all necessary circuit analysis to confirm your design.

[6]

(c) Figure 4.2 shows a fully differential continuous time integrator using a balanced double differential linear active transresistor. Derive an expression for the time constant of the integrator. You may ignore all bulk effects, and assume all MOSFETs are operating in the triode region.

[8]




Figure 4.1




Figure 4.2

5. (a) Using two switches and a capacitor, sketch a circuit that will synthesise an active resistor. Given that the switches are driven by a pair of non-overlapping clocks running at a frequency of 100 kHz, estimate the value of a capacitor to give a resistance of 10 $M\Omega$.

[5]

(b) A fundamental limitation imposed on the Dynamic Range (*DR*) of any high performance A/D converter will ultimately be switch noise. Prove that the fundamental limit is given by

$$DR = \frac{V_{ref}}{\sqrt{(10kTRf_c)}}$$

where V_{ref} is the reference voltage, k is Boltzmann's constant, T is absolute temperature, R is switch resistance and f_c is the maximum clock frequency of the switch. You may assume that the system settles in 10t (where t = time constant), over one period of the clock frequency.

[7]

(c) Figure 5.1 shows one section of a switched capacitor ladder filter. Based on this filter structure, design a 3^{rd} -order Chebyshev low-pass filter with a cut-off frequency of 5 kHz and a 1.0 dB pass band ripple. Assume a clock frequency of 100 kHz. Passive component values for the LC prototype, normalised to 1 rad/s, are $C_1 = C_3 = 2.0236$, $L_2 = 0.994$. In your analysis assume all integrators to be lossless.

[8]




Figure 5.1

This page is intentionally left blank.

6. (a) Give one advantage and one disadvantage of each of the three CMOS current mirror circuits shown in Figures 6.1, 6.2 and 6.3.

[6]

(b) Give reasons why it is important for CMOS current mirrors to have a high output resistance and high output voltage swing. For the current mirror of Figure 6.2 derive this voltage swing in terms of device threshold voltage V_{τ} , clearly stating any assumptions you make.

[7]

(c) Using reasonable engineering approximations, derive an expression for the small-signal output resistance of the current mirror of Figure 6.3. In your small-signal analysis you need consider only transistors Q1, Q2 and Q3. What is the function of transistors Q5, Q6 and Q7?

[7]




Figure 6.1




Figure 6.2





Figure 6.3





· Title inverting (mos Amphhos.

```
Composed (C1 1 2 20 E-6

R1 2 4 20 MEG

R2 2 3 10 MEG

M1 4 2 3 QN W=44 L=24

M2 4 5 6 QP W=324 L=24

Vold 6 0 3V


Vss 3 0 -3V

Vss 3 0 -3V

Voc 1 0 ac 1

. male DN, QP
. op all
. option Post
. oc clec 10% 10K 10MEG Prich
. PRINT ac Vds(4)
. PRINT ac Vds(4)
. PRINT ac Vp (4)
```


· END .



Likely that theory and Smulated will defter because of approximations generally assumed in theory. Models as bransities in spice howe inaccuracy. The madels.

Autoscolny or SPICE

Large Passive components near the DC biassing. Sets him impedance output of explicition of the Color of R act bias close to OV. Large volues of R used so that imput and output impedance levels are not located. Notific Capacitar used to a c couple right. Typically



$$Vx = Vss + \left(-\frac{Vss}{2}\right)2$$

$$= \left[\frac{Vss}{3}\right]$$

Q2

Boundgep.

VBEI - UBEZ + IZR3

13>>1

Suce UBEI - UBEI = VT La (I/IV) Unen Vo-VBES+RYR3VTh (IVIZ) P VTh(I 3/Is) -> assume

Now - temp

for dwo/dt=0, then dVBE3/dT = 左路へ(型)

Sunce dubr = -2,5mV/00, VT=1.38x103

then (R2) m (II) = 29 and so

Vo= 1.283v

For PTAT temperature coefficient of VT. Concers worm nogative temp (alharen of Resurber

6/6

5/5): TeF= 1 000/0T - 1/R OR/OT = YT -1500×10-6 @ ROOMT = 1833ppm/00 Fyre 2(b). Suce I = KW (VSS-UT) then if Ugs is small a VT then (W/L) large. 7V << 28V von (W/L) mou Smar (vot) sures large Chiparea o Two bransvoler P.D has larger USS / transister than four brancher P.D los some Supply. Area Vgs 2-browler. 4 honouse

In a single-stage the man high inpedence hode in at the output. Compensation is thun provided upa a load capacitoner at the output. The internal poles at the louses impedence nodes ar now seconday and win only great has place moon of the copolles.

In a hoo-stage design, the requirement for a single him whend impedance to achieve bother sain means that the apple requier whend beginner (mulos) Congersahan to be stable. Be come of is redoratored sat medisensagines is the reduced.

The man advolve of a cascooled op-one is voltage gari, the man dissourcese is CMUR or signal swords limitations.

2/2) Av1 = -8m2/(Sex+So4) =

5x10-6x0103=2,5x15-7~1

8m2 = 2 \ \ \beta = \frac{1}{2} (\frac{1}{2}) = 7. \ \tag{7} \\ \tag{7} \\ \eta \\ \et

8m2 = 3,87×1055, A1=-154.9

A2 = -8m ((507+90)

04

Assumblem in What of (VOSZO) or (VOS < C U GS-UT) device acts in linear restan. From

TD = KW[(VGS-VT)VDS-VD3/2](1+1VDS) for VDS <<(VQS-VT), then 1VDSCC)

SO ID = MW (VGS-VT) VOS

OR RAB = VDS/ID = L/(KW (VSS-VT)

Three sources of non-Inearing UT

(i) I much due to VBS Changry UT

but neschie VDS due to body ellect.


12 UT=UTO+3 [J-VBS+29F-J29F]

5 = bulk breshold paramete

9F= Ferm-level potential

- (i) limited due to Vos approaching (Vas-VT) hence saturation renom her laste positive Vos.
- (ii) For laste values of VDS have VDS Y2 Ferm comer in making the resulting was non-linear.


4/1



ID,=28[(VC,-V-VT)(V,-V)-/2(V,-V)] IO2=2B[(VQ~V-4)(V,-V)-=(V,-V)?) IB3 = 23[(VC2-V-VT)(V2-V)-1/2(V2-V)?) ID= 23[(VC1-V-VT)(V2-V)-1/2(V2-V)2) Expanding it can be shown that: (VI-V2)(II-IV) = /2B(VCI-VCZ) = R Independent of both UT and Vos tems 1- (VC1-VC2)

8/8

p92 (non-overlebra) Excen change DQ = ([V,-V2] Ian= To = ([n1-ns] Req = (VI-UZ) = T/C Assuming Pulock S Promod 100 tcHz, C=1 pF DR = Vrell/Noise = 2" Sweh Noise



romalized to 1 road/s = 2TT for (fp = SEAD) $(1 = (3 = 2.0236 / (2115 \times 10^{3}) = 6.44 \times 10^{3})$ La = 0,994/(2775x103)=3.164x10F le temnoteur resisters (1e 1011 i nout) [2]
and output
Wheeler. anne Cu= CR1= CR0=1PF $(c_1 = (c_3 = 6.44pF)$ CL2 = 3.164 pF. (2/2)10/00

Figure 600 - Sumple-muss

Advortages - High brequery performance

High output sons.

very viacouche 1) is a about out one -

Figure (O) - High soms (ascode

Advantage - Himer output sing than consceede

0 1950 do or one - complex, poor hequeres response.

Figure (DC) - Resuded Cascode Minor.

Advantage - Highest output Sixing Itishest output impedance


O.Ssadwonkage - maccouracy of Simple minor.

- feedback reading to potential wetability.

For precision and signal encessive on the same this an chighted circulary in in choosed that the ends part con expert with set to esingque and set in was majory In most cases the precision of the antosus port with the determinated the quality of a comont-source, achive loods of emplifiers etc, it's thus important mot the minor mainteins its high output resistance over a wide supply margin.

Dirial T09700

Cucult including



Assume equal L's Io= In.

B1=B2=B84=B8=B6=13

Yout = 2DV . Vsat (3)=2(vgs-vt)

Note (DV=Vgs-UT)

Output resistance of Resulated (ascode:
Transistor Q3 cascodes Q1, honce output

resistance due to Q3 i Ro3 2 rds, em3 rds3.

Transistor Q2 souses charse is woltage at noole(x)

and reduces these charses by the loop Jain of the


amplifia (Q2 and IB), and this author recreases

the output resistance of the areaist to

Rout 2 Roz gmardez a smagmarderidez rdez assumus metched desices then,

- Rows 2 8m2 1d3 or (8m2/303).

ALTERNATIVE 1



.. Vo= lo (ds3 + gm2gm3 rd >2 rd > 10 lo + gm3 rd > 2/0.

Since had been in the more dominationer,

7 Vollo 2 Rout = 8m28m3 rds2 rds3 rds,

Function of Qs, Q6 and Q7 is to ensure bnot Vgs2, horse schrother voltage of Q, tracks changes in input correct. Sumply Q6 and Q7 mums bre in out community and the in