DEPARTMENT	OF ELECTRICAL	AND ELECTRONIC	ENGINEERING
EXAMINATIONS	3 2006		

MSc and EEE PART III/IV: MEng, BEng.and ACGI

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Tuesday, 9 May 10:00 am

Time allowed: 3:00 hours

There are SIX questions on this paper.

Answer FOUR questions.

All questions carry equal marks

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s):

C. Toumazou

Second Marker(s): D.G. Haigh

 (a) Figures 1(a) and 1(b) show two popular biasing schemes typically used in analogue integrated systems. Briefly outline the main feature of each of these circuits.

[3]

For the bandgap voltage reference circuit of Figure 1(a), show that $\delta V_0 / \delta T = 0$ (where T is temperature) if $(R_2/R_3)ln$ [I_1/I_2] = 29 for V_0 = 1.283 V. Assume the temperature coefficient of V_{BE} to be -2.5m $V/^{\circ}$ C, the collector current of transistor Q_3 is 100 μ A and the device saturation current is I_S = 1.2 x10⁻¹³A. Boltzmannn's constant K = 1.38 x10⁻²³J/K and the electron charge is Q = 1.6 x10⁻¹⁹C.

[6]

(b) Calculate the fractional temperature coefficient in ppm/°C for the current generator of Figure 1(b) at room temperature, given that R is a polysilicon resistor with a temperature coefficient of 1500 ppm/°C.

[3]

(c) Show that the circuit of Figure 1(b) can be developed into a current source with output current directly proportional to absolute temperature and virtually independent of supply voltage. It is likely that on power-up the output current will fall into a zero current state. Sketch a suitable start-up circuit that ensures that this condition will not occur and explain the operation of the circuit.

[8]




Figure 1(a)




Figure 1(b)

- 2. Figure 2 shows the basic design of two analogue sampled-data precision integrators. Figure 2(a) is a switched-capacitor integrator and Figure 2(b) a switched-current integrator.
 - (a) Derive an expression for the transfer function of both integrators. Assume that the integrators are driven by non-overlapping clocks and that the switches are ideal.

[10]

- (b) (i) Sketch the basic design of a 3rd-order Chebyshev low pass switched-capacitor ladder filter.
 - (ii) Explain the function of all components in the circuit. The filter is to have a cut-off frequency of 5kHz. Assume a clocking frequency of 100 kHz. The values of integration capacitive for the capacitor based sections are 5.06pF, inductive and the section is 3.49pF. All other switched capacitors are 1pF.
 - (iii) From the circuit, estimate normalised passive component values for the original double-terminated LC prototype of the filter. All values should be normalised to 1 rad/s. You may assume that the clocking frequency is so high that the integrators can be assumed lossless.

[10]




Figure 2(a)




Figure 2(b)

 (a) In mixed-mode ASIC design, the process technology is chosen to optimise digital performance specifications. Give one example of the constraints this places upon analogue circuit design performance.

[2]

(b) A fundamental limitation imposed on the Dynamic Range (DR) of any high performance A/D converter will ultimately be switch noise. Prove that the fundamental limit is given by,

$$DR = \frac{V_{ref}}{\sqrt{(10kTRf_c)}}$$

where V_{ref} is the reference voltage, k is the Boltzmann's constant, T is absolute temperature, R is switch resistance and f_c is the clock frequency of the switch. You may assume that the system settles in 10τ (where τ is the time constant), over one period of the clock frequency.

[6]

(c) A very high resolution analogue-to-digital converter is the oversampling converter sometimes referred to as the sigma-delta modulator. Sketch a typical architecture for such a converter and explain its principles of operation, in particular the feedback noise shaping mechanism.

[12]

4. (a) Under what operating conditions does the MOSFET of Figure 4(a) realise a linear floating resistor between terminals A and B? Show that under these conditions the equivalent resistance R_{AB} can be approximated by

$$R_{AB} = \frac{L}{KW(V_{GS} - V_T)}$$

stating any assumptions. All symbols have their usual meaning.

[5]

(b) Discuss three sources of non-linearity in the single MOSFET resistor realisation of Figure 4(a) and suggest one suitable circuit design to help eliminate one or more of these non-linear terms showing the necessary circuit analysis to confirm your design.

[5]

(c) For the current mirror of Figure 4(b), derive the expression for minimum output voltage while still maintaining saturated devices. Derive this voltage in terms of device threshold voltage V_T clearly stating any assumptions you make.

[4]

(d) Sketch a regulated cascode current-source and explain why the output resistance of the current source is higher than a standard cascode mirror.

[6]




Figure 4(a)




Figure 4(b)

- 5. Figure 5 shows a partially-designed two-stage CMOS op-amp required to give a voltage gain of approximately 80 dB, a slew-rate of 5 V/µs and a gain-bandwidth product of 3 MHz.
 - (a) Given that the technology is a fixed 5 µm double metal CMOS process, design the channel widths of transistors Q1, Q2 and Q6 for the op-amp to meet the above performance specifications. Aspect ratios of all other devices are shown on the circuit. Assume all bulk effects are negligible. Device model parameters are given below.

[15]

(b) Give a reason why the introduction of a single integrated resistor in series with the compensation capacitor should significantly improve the amplifier's phase margin.

[5]

CMOS TRANSISTOR MODEL PARAMETERS

MODEL PARAMETERS	$Kp (\mu A/V^2)$	$\lambda (V^{-1})$	$V_{T0}\left(V\right)$
PMOS	20	0.03	-0.8
NMOS	30	0.02	1.0




Figure 5

6. (a) Give two advantages of current-mode analogue signal processing compared to traditional voltage-mode processing.

[2]

(b) With the aid of a suitable macromodel, explain the theoretical concept of current feedback and how it results in constant bandwidth amplification. Using a currentfeedback op-amp, design a closed-loop non-inverting gain stage with a bandwidth of 10 MHz for a fixed voltage gain of 100. Assume an internal compensation capacitance of 4pF and that the open-loop transresistance gain of the amplifier is very much larger than the amplifier feedback resistor.

[13]

(c) The circuit shown in Figure 6 is a single bit cell of a current-mode algorithmic analogue to digital converter. Briefly describe the operation of the cell and give reasons why this converter is particularly suitable for mixed analogue and digital VLSI.

[5]




Figure 6

2006 EXAM

ori sud.

3.d Analone Integrated Curulin EJ.01

ACI

SOLUTIONS

1st MARKER

C. Toum A704

and marked

D. Harm

Q1/ Bandgap voltage reference excuit has almost zero temperature coesticient. Wed many on stable voltage reference in Ics.

PTAT (Proportional to absolute temporation) Curent senescher. Output curent inhally (nonthus to power supply voltage. Used as a brassey current is must preculian ICs.

For BG. OFERCE : - VBZ, =VBEZ+IZR3 (B)))

Since

UBBI -UBBA = VTLA (FI/IZ)

when Vo = VBE3 + (P2/R3)UTW (IVIL)

(UTIN[B/Li] -> ass was noom keep.

her duc/df = 0, then du BE3/dT = YTR2 h II

Suce dube = -2.5mu/oc, 4T = 1.38x10-23


Unen (12) Ln (=) =29 and so

Vo= 1.283v

6

1

For PTAT temperature coethicient VT coccus with negative temperature (oethicient of resultor




n-emuter Sel bours schone requires start-up

3

(2)

(1



(3

 \mathcal{R}

Q2/

9

Fg da lossy inknows

Dung Ø, of swotch, Tow = (1V1V/T Ø2 - (1V1V/T = Vo[JW(2) + (3Vo Trooks of Chase

records greld

$$V9000 = -CV/3 \left[\frac{1}{(1+300)^{2}} \right]$$

$$= -\frac{C_{1}}{C_{3}} \frac{1}{(1+30)^{2}} \left[\frac{1}{(1+300)^{2}} \right]$$

$$Re = \frac{1}{2\pi C_{1}} \left[\frac{1}{C_{2}} \right]$$

Fig 26 - Switched (when I deal interests)

Duns of period (n-1), Q 2 scriptes $T_2(n-1) = T_3 + T_{12}(n-1) + T_2(n-1)$ And of period n_1 Q1 scriptes, Q2 holds $T_1(n) = \lambda T_3 - T_2(n-1) = T_3 - T_{12}(n-1)$ $T_1(n) = T_2(n-1) + T_2(n-1)$

$$|+(=)=(|0||1|)^{5}=\frac{(1-5-1)}{5-1}$$

c) 3 rd order SC lowpass Vo Cu (cz 1 h TC, 91 CL2 1 deal 100TEACHOS

10 Arch

5

5

(n)forara

General Worshmohn Fales

Rs (demy Scalog readler)

Vin A TCI TC3 PRO Avo

From Sc equischent

$$C_{c_1} = (c_3 = 5.08pF, CL_2 = 3.44pF$$

 $C_{u} = 1pF$

Assime RS = Ri = Ro = 12

$$C_1 = (3 = (3/6 = 5.08/100 \times 13 = 5.08 \times 13)$$

a3/ Constraints

a) 1/ 1000 voltage - 1000 degrama Range al Non-Inear process kelmolog-Duberton.

2

6) Dyrone Ronge A Vret/Nove = 2N

TT c drawy Capacitis

- / 1

o. DR = Vret = 2 N 1

Assume (c = /(oRC)

then solving for c gues

DR = 2" = Wret/ THTORC

Basic idea i that coorse qualization noise gels chaped by 1/(Hz) via freedbach

Generalla HE) in an (nkfratur so noise 1) shaped differentally. This reduces requiements upon component accuracy. The catalogue actuals a negotive Gerelbach loop produces the coase estimate and Oscalater about the t-me valle of what, the digital little averges this course estrade to produce a fines approximation. The feelbach DAE and boward integrals force the questigation e mor to howe a hip beguery speaking. The output of the distal little is down sampled ad quel a multiple distal representation. Item beginners qualization noise is reduced. Noise thopsel anno ned per (3/11) of low brequery.

Q4/

Assumption is What if (VOS20) or (VOS < C VS8-VT) device acts is lived terror. From

IO = km [(Vay-UT)VOJ - VOJ2/2)[1+VVQ]

Bor VOJ << (VBJ-UT), Hom XVOJ<<!

SO IO = km (Vaj-UT)VDG

OR RAB = VOJ/IO = L/(tw(UB-UT))

Three sources of Non-Vineurly

(i) Landed due to UBS chapty VT

for rejolve UBS due to bods-effect.

18 VT = VTO + 8[J-VBS+20F J29F]

8 = but threshold parameter

OF = Ferm-land potential


(ii) (united due to VOS approaches (VGS-UT) hence schreater restor Gr 108 positue VOS.

(iii) For laye voluer of Vos Une Vos²/2 term whoduses vage Northearly.

3

(A

4 (ort -VC m 2 Parallel count - elluncter Vd12/2 tem. Di Acrahal Schone Effects & Vos concelled. Double differental MOI EUmches 2 TU DO 20 UT V20 recm AN WE VL ob wa Also expect expalyors of paricular cell. (7



 $(Vo)m n = 2 (\Delta V + VT) - VT$ $= 2 \Delta V + VT$

V3 T3 X

Q3 (a) (ode Q1)
here output resultate
due # Q3 is
lo3 = rd1, 5m3 #d3;

Transfer Q2 senges
Chaye in worker at
node (x) and
reduces there chayes
by the loop opens

of the cupiter (Or and Ib) herce the fulther of the current to Rout = Ros Bring rd & gm 3 rd 3 rd 1 ~ (8m2/go3)
Assury equal bus and gos.

6

6


7)

5// Specs A= 80dB, S.R=SUMS, GB=3mHz A1 = 8m2/(904+902) => (027504) = ID2 (人いナノタ) =10x10 [0.05) = 5×10-7 -1 Sma = 2/Ba Io2 > but G.B= om2 requise (c. From S. R= Io/cc Unen (c= 4PF =) 8ma=7.5\$x10 ° = 150.8 From fris = 8 TBID Ba=B1=1.42×104= KW · · (w/L) = (w/L) = 9.46 = 47/5 10 Since A1= 150.8, Az= 104/(150.8) A2= 8m6/(90674907) (906+907) = IDI(+6+17)

6/

Advologer of Cureh-mode 1+ No Inquory petermones, well domenic 100000 power supply voltager

2



C= Compaschen Capacitos

$$If = (v_0 - v_2)_{RF} - 0$$

$$I_1 = v_2/R_1 - 0$$

$$v_0 = \frac{1}{2} =$$

D

(4

Subs (1) and (2) who (3) Ever, (NO)N) = (1+84/b1) 5-10)/(B= +5-12) Subs br 2 TQ) gan $(VO/VS)_{JW} = (I+RF/R_1)[\frac{RO}{DO+RF}]$ (1+jf/Re[ROTRF] BW Assumy Ross RF Gher (losed loop sen 2 (HRF/R) - * Close d loop bardwalth & felo = 1 AF JTTRFC Herre RF sets the orphiles Constant BW and Richisen to set the golin BW= TIRFC = 10mHz Ve . . Ever C= GPF RF= 3.98 En Surve A= (1+RF/R,)=100

5

(T

R1= 440

Alsolance Consola

AIN on the termon of conferture
composed to Iret (-ue) termon

If aIn cIret, compostant soerlow

dustral output = 0 and analone

output = aIn

If dIn > Ireh, corp output sees hon district output = 1, and one output alin-Irel

Analono outout consequently feeds
who bollowing but which
performs excacted the same function.
The process is repeated as may times
an necessary to achieve desired
resolution.

Dobar VLSI - Small Size, 10w-power Sippy volleger 1ess Shryer upon anarge accord