(Single - side & master copy)

Paper Number(s): E4.16

AM3

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2000

MSc and EEE PART IV: M.Eng. and ACGI

CURRENT-MODE ANALOGUE SIGNAL PROCESSING

Thursday, 11 May 2000, 10:00 am

There are SIX questions on this paper.

Answer FOUR questions.

Time allowed: 3:00 hours

All questions carry equal marks.

Corrected Copy

65,

Examiners: Prof C. Toumazou, Dr A.J. Payne, Dr C. Papavassiliou

| Special instructions for invigilators: | None |
|--|------|
| | |
| Information for candidates: | None |

 (a) Advanced bipolar technology has led to the development of a new generation of high-speed 'current-mode' analogue building blocks: the current-feedback op-amp and the current conveyor. With the aid of a suitable current-feedback amplifier macromodel, show how constant-bandwidth amplification is obtained in EITHER of these designs.

[13 marks]

- (b) The circuit shown in Figure 1(a) is network symbol of a second-generation current conveyor. Describe the terminal relationships of the current conveyor, and explain why the device is so versatile. [4 marks]
- (c) An implementation of the current-conveyor is shown in Figure 1(b). Explain how the circuit works and why it can achieve a slew-rate higher than that of a classical voltage operational amplifier. Explain why transistors Q5 Q8 help to significantly reduce offset voltage between node Y and X. [8 marks]




Figure 1(a)




Figure 1(b)

2. (a) The circuit shown in Figure 2 is a precision diode. Explain the operation of the circuit and sketch the corresponding waveforms at nodes Vx and Vo assuming an input sinusoidal signal. Derive an expression for the diode transfer function, and estimate the maximum input frequency, which would not result in a serious degradation in the quality of output signal. The slew-rate of the op-amp is 10 volts/μs.

[16 marks]

- (b) A peak detector is required, capable of acquiring an input rectangular pulse of 2.5 V maximum amplitude and 900 ns minimum width. The output feeds a 10 bit ADC, which has a total conversion time of 350 µs. Sketch a suitable circuit to meet the above requirements and select suitable components to meet the specification. Assume the opamp has a maximum output current limit of 10 mA. [5 marks]
- (c) Finally, sketch a suitable circuit which achieves current-mode rectification without the use of a diode-based rectifier of the type shown in *Figure 2*. [4 marks]




Figure 2

- 3. (a) The circuit in Figure 3(a) is a bootstrapped transconductance amplifier. Derive an expression for the output resistance of the amplifier and show that the minimum output resistance Rout(min) is 250 kΩ given that R3 = 10 kΩ and the resistors have a tolerance of ±1%. State any assumptions and matching conditions. [10 marks]
 - (b) High output resistance without the need for without resistor matching can be achieved with the circuit of Figure 3(b). Explain the operation of the circuit and show how two of such circuits can realise a high CMRR differential amplifier, which also does not require precise resistor matching. [5 marks]
 - (c) In mixed-mode ASIC design, analogue design is constantly being optimised for digital CMOS technology and *Figure3(c)* shows an example referred to as a switched-current integrator. Derive an expression for the time constant of the integrator. Assume non-overlapping clocks and that all the switches are ideal. [10 marks]




Figure 3 (a)





Figure 3(b)




- 4. (a) State the bipolar translinear principle (TLP) for a loop of p-n junctions. List five conditions which must be satisfied by the circuit in order for this principle to be valid. [5 marks]
 - (b) Figure 4 shows two translinear circuits. For the circuit of Figure 4a, I_1 and I_3 are input currents while I_2 and I_4 are constant bias currents. Derive an expression for the output current I_{out} stating any assumptions that you make, and hence outline the function of this circuit. What is the minimum value which should be selected for I_2 ? Write down an expression for the output current when $I_1 = \left| \frac{dI_{in}}{dt} \right|$ and $I_3 = \left| \int I_{in} \ dt \right|$, given that $I_{in} = A \sin \omega t$. [10 marks]

For the circuit of Figure 4b, show that the output current:

$$I_{\text{out}} = I_1 - I_2 = \frac{I_3^2 - I_4^2}{\sqrt{I_3^2 + I_4^2}}$$

where I_3 and I_4 are input currents. Hence state the function of this circuit if $I_3 = I_A |\cos \omega t|$ and $I_4 = I_A |\sin \omega t|$. [10 marks]



7 of 10




Figure 4b

5. The transfer function for a second order filter has been decomposed into the following state equations:

$$\begin{split} \dot{\mathbf{x}}_1 &= -\omega_0 \mathbf{x}_2 + \omega_0 \mathbf{u}_1 \\ \dot{\mathbf{x}}_2 &= \omega_0 \mathbf{x}_1 - \frac{\omega_0}{Q} \mathbf{x}_2 + \omega_0 \mathbf{u}_2 \\ \mathbf{y} &= \mathbf{x}_2 \end{split}$$

where y is the output, x_1 and x_2 are state variables, and u_1 and u_2 are inputs.

(a) Show that these state equations can be used to implement either a lowpass or a bandpass transfer function, and explain the role of the two inputs u_1 and u_2 .

[7 marks]

(b) By the use of suitable exponential variable transforms, show that the linear state equations above can be transformed into non-linear log-domain design equations.

[8 marks]

(c) From these design equations, sketch a transistor level implementation of the final log-domain filter, and choose d.c. bias values to give $\omega_0 = 2\pi (10 \times 10^6)$ rad s⁻¹. You may assume that all capacitors to be used are of value 10 pF. [10 marks]

- 6. (a) State the relationship which must be satisfied by two N-port networks, if these two networks are to be considered adjoint networks. By using this relationship, derive the adjoint network for (i) a resistor, (ii) a nullor, (iii) a unity gain voltage amplifier. Hence derive the current-mode equivalent of the Sallen-Key lowpass filter shown in *Figure 6a*. [13 marks]
 - (b) Figure 6b shows a transistor-level implementation of a unity gain current amplifier. Derive expressions for (i) the input offset voltage when $I_{in} = 0$, (ii) the small-signal input resistance for this circuit. Describe with the aid of a diagram how this circuit may be modified to simultaneously reduce the input offset voltage and small-signal input resistance. [12 marks]




Figure 6a




Figure 6b



(


SOLUTIONS. 2000 E4.16 Current-Made Analogue S.P.

Curan-Redback Anphlie

3/7/00 master solutions



The University of Patras



open-losp brasupedere gain 270) 1, voltge genn Avo) = I 270) assume 270) = 270/(Hil/Ge)

where Ge - dominat pole bequeres of open-loss explose. From macromodel

3 priende equation

II= US/R, -0

vo = 270) I = 270) (II - IF) - 3

subship (1) and (2) who (3) que

Assumy 2T(S) >> RF Unen Vo(V) = (1+ RP(P) I (ont Since Z-TC) is the only hequery dependent term then gain is set

almost rdepend of bordowska

》

The University of Patras The is colomed by substituting

Z+0) = 2-10 ((1+) HOR) who (4)

Agen assumy 270 DRF 6

(8)-(V3)300= (1+ R) (1+ jf/GB)

Where GB = Po 270 = Ganbordwiden
product.

Closed-log borohuselin in Amus Ac - C.B/RF


AF> Badwala, R, > gan

Termed relcharup.

→) —

VX=VX, IZ= IIX
Versahle suce device how both — [4
Volk & mode and curer-mode

capabelly.




2. freuhan drode

OAI aid DI half wowse rechber.

DI conducts for possible input signal for negetile input of 1 output chops to -0.6 volts reducing recovery time. -[2]

OAI Should be short curul convert protected.




As can be seen the output is badly durated when the drode is not conducting because the op-comp steamy holds the drode elf even when VIN>0. This duration because ye comes more significant on the uput requery nzes.

Recovery or delay time is greater trem $(1.2v/s.R) = \underline{dt} = 0.12 \mu s$

Since pulse wider 20.12ml lenoder 20.24ms __[5] f= 4.16 mHZ

Peak detector



Bootsrapped Corner-source with correct charce of RS the voltage aloss R3 is made volegendent of VL became VX is of the hom

UX= KVIN +VL IB = IL = EVIN/R3 R= - R2/R1 IFF RS/R4 = R6/R2

IL=-(Re/Ry)Vn/R3+[(R2RJ)(R9R4R6)-1/R3]Vo from which the output impedance in supply - SvoldIL = Rout and

Rout = R3 R4 126/ (R4R6- R2R5) = f3/(1- R2R5)
Assume 1% results

Rout = R3/(1-(1+0.04) Rout = 25R3 = 250km.

Supply conont serving arount.

Conex who x termnel drawn by power

Supplies and conort more to how output

impedence node Z. Comort mores ore

improved we have myons.

hiproved when hope mos.

Ry is essendly offset bies adjufment
to essure minimo offset at output due
to inbalace is P an n minors.

Good voit & biffer between X and Z.

Ciment bollows between X and Z.

Di X Z To = (VI-VZ)

R

Basis of difference in sharehold in sharehold anpular.

I(n) - 2 IB - IZ (n-1) - IB - IN (n-1)-IO(n-1)

=> IO (n) = ±10(n-1) + IO (n-1)

In Z-domai 10(2) T1-2-1) = lin(2) 2-1 1+(2) = (0 (2) = (1-7-1) = 1 21-1 Suce est = esur a (1+ swr) bi will 1021-1081 Morotes :. H(2) = 1/JUT ad so MET Two step Error in coase menery and then substracted from sheed output concelling emi

$$C\omega \int_{j=1}^{m} \frac{I_{Cj}}{A_{j}} = CC\omega \int_{j=1}^{m} \frac{I_{Cj}}{A_{j}}$$

The product of the collector currents - by the emitter areas for devices in a clockwise direction is equal to the product of the collector currents - by the emitter areas for devices in a counter dockwise direction

- i) continous loop of p-n junctions ii) equal number of CW & CCW npn junctions
- iii) Equal number of cw & ccw pnp junctions iv) all devices at same temperature (some V7)
- v) non devices have some Is, similarly prop devices all have same Jp.
- vi) all transistors must be forward brased

figure 4a:

Assuming transistors all have equal areas

\(\beta \) is high (i\(\epsi \) \equivalents can be neglected)

\(V_{+} \) is high (i\(\epsi \) \equivalents voltage effects are neglected).

The circuit calculates the square root of the quotient of the two inputs

$$I_3 = \left| \int \ln dt \right| = \frac{A}{\omega} \cos \omega t$$

$$i \quad Jout = I_4 / I_3 = I_4 / \omega$$

inversely Output current is proportional to the input frequency.

14 rust remain positive to keep these devices forward biased, thus $l_2 > lout(max)$

Figure 46:

$$I_3^2 = I_1(I_1 + I_2)$$
 $I_4^2 = I_2(I_1 + I_2)$

$$I_{3}^{2} = I_{1}^{2} + I_{1}I_{2}$$
 $I_{y}^{2} = I_{2}^{2} + I_{1}I_{2}$

$$I_3^2 - I_4^2 = I_1^2 - I_2^2 = (I_1 - I_2)(I_1 + I_2)$$

$$I_3^2 + I_4^2 = I_1^2 + 2I_1I_2 + I_2^2 = (I_1 + I_2)^2$$

$$(I_1 - I_2) = (I_3^2 - I_4^2) = I_3^2 - I_4^2$$

 $(I_1 + I_2) = (I_3^2 + I_4^2)^{V_2}$

$$I_3 = I_A |\cos \omega \epsilon|$$
 $I_4 = I_A |\sin \omega \epsilon|$

$$I_1 - I_2 = 4^2 \cos^2 \omega \epsilon - 4^2 \sin^2 \omega \epsilon$$

 $(14^2 \cos^2 \omega \epsilon + 14^2 \sin^2 \omega \epsilon)^{1/2}$

The circuit is a frequency doubler

10

5.
$$\dot{X}_1 = -\omega_0 \dot{X}_2 + \omega_0 \dot{U}_1$$

 $\dot{\dot{X}}_2 = \omega_0 \dot{X}_1 - \underline{\omega_0} \dot{X}_2 + \omega_0 \dot{U}_2$

$$\ddot{X}_2 = \omega_0 \dot{X}_1 - \underline{\omega_0} \dot{X}_2 + \omega_0 \dot{U}_2$$

$$\ddot{X}_2 = \omega_0 \left(-\omega_0 X_2 + \omega_0 U_1 \right) - \omega_0 X_2 + \omega_0 U_2$$

$$\frac{1}{\chi_2} + \omega_0^2 \chi_2 + \omega_0 \chi_2 = \omega_0^2 U_1 + \omega_0 U_2$$

Taking Laplace Transform:

$$K_2(s)[s^2 + S\omega_0/\varphi + \omega_0^2] = \omega_0^2 U_1(s) + \omega_0 \cdot s \cdot U_2(s)$$

$$Y(s) = X_2(s)$$

$$\frac{(1 + y(s))}{(U_1(s))} = \frac{(\omega_0^2)}{S^2 + S(\omega_0/Q) + (\omega_0^2)} = \frac{(\omega_0^2)}{L(\omega_0^2)} = \frac{(\omega_0^2)}{L(\omega_0^2)}$$

$$\frac{y(s)}{U_2(s)} = \frac{s\omega_0}{s^2 + s\omega_0/\varphi + \omega_0^2} \qquad \text{if } U_1 = \emptyset$$

$$\frac{y(s)}{U_2(s)} = \frac{s\omega_0}{s^2 + s\omega_0/\varphi + \omega_0^2} \qquad \text{BANDBYSS}.$$

The input which is not being 'utilised' will generally be a dc current to mainstain dc bias conditions.

Let
$$X_1 = lo e^{U_1/U_T}$$
 $X_2 = lo e^{U_2/V_T}$

$$\dot{X}_1 = \underbrace{X_1}_{V_1} \dot{V}_1 \qquad \dot{X}_2 = \underbrace{X_2}_{V_2} \dot{V}_2$$

$$\dot{U}_T \qquad U_2 = ls e^{U_1/V_T}$$

$$\dot{U}_1 = ls e^{U_1/V_T} \qquad U_2 = ls e^{U_1/V_T}$$

$$\dot{Z}_1 \dot{V}_1 = -\omega_0 \dot{X}_1 + \omega_0 \dot{U}_1$$

$$\dot{X}_2 \dot{V}_2 = \omega_0 \dot{X}_1 - \omega_0 \dot{X}_2 + \omega_0 \dot{U}_2$$

$$\dot{V}_T \qquad \qquad \dot{Q}$$

Let Io = CV-Wo

=>
$$C\dot{V}_1 = -I_0 \cdot \exp(V_2 - V_1) + I_s \exp(V_{u1} - V_1)$$

 V_T

$$CV_2 = I_0 \exp(V_1 - V_2) - I_0 + I_S \exp(V_{U2} - V_2)$$

$$V_T$$


Let Io = Is exp(Vo/VT)

=>
$$C\dot{V}_1 = -Is \exp(V_2 + V_0 - V_1)/V_T + Is \exp(V_{u1} - V_1)/V_T$$

 $C\dot{V}_2 = Is \exp(V_1 + V_0 - V_2)/V_T - Io + Is \exp(V_{u2} - V_2)/V_T$

$$y = \chi_2 = I_0 e^{1/V_T} = |s exp(V_2 + V_0)/V_T$$

CIRCUIT DIAGRAMS:



For B.P operation, we can remove uz stage. For B.P. operation, uz stage must be present for scorrect do biasing. $I_0 = C \omega_0 V_T$: $\omega_0 = \frac{I_0}{CV_T}$

To = 10p. 2TT (10x106) 25x10-3

2

= 15.7 MA.

6 (a) Two w-port networks (A & B) must satisfy the following relationship in order to be adjoint networks:

$$\sum_{n=1}^{N} \left\{ VA_{n} IB_{n} - IA_{n} VB_{n} \right\} = \emptyset$$

where VAn = voltage at not port of network A, etc. (2)

(i) Resistor VA = IA·RA , one port

 $V_A \cdot I_B - I_A V_B = 0$ $\frac{V_A}{I_A} = \frac{V_B}{I_B} : V_B = R_A$ $I_B = I_B$

The adjoint petwork is a resistor of the same value 2

(ii) Nullor

$$Pot \stackrel{\circ}{\downarrow} \qquad \qquad V_A = \begin{bmatrix} V_{A1} & V_{A2} \end{bmatrix} = \begin{bmatrix} 0 & X \end{bmatrix}$$

$$|A = \begin{bmatrix} |A1| & |A2| \end{bmatrix} = \begin{bmatrix} 0 & X \end{bmatrix}$$

VAI IBI - IAI VBI + VA2 IB2 - IA2 VB2 = Ø

O. IBI - O. VBI + X. IB2 - X VB2 = Ø

(X = ANY VHUE!)

X X Ø Ø

Thus $V_B = [V_{B1} \ V_{B2}] = [X \ O]$ $|_B = [I_{B1} \ I_{B2}] = [X \ O]$

Nullor, but with input & output ports interchanged.

(iii)
$$V_{H} = V_{H} = V_{H}$$


$$Vin \cdot 181 - 0 \cdot 181 + Vin \cdot 182 - X \cdot 182 = 8$$

$$X \qquad \qquad X \qquad \qquad P$$

$$Vin \cdot 181 + Vin \cdot 182 = 9 \qquad 181 = -182$$

Unity gain current amp with input = port 2 & output =

Adjoint of Sallen-Key Filter.



(b). Vin = Vbe1 - Vbe2

(i) In the absence of an input signal lini, Ica = 1c4

Also Ic1 = 1c3


Thus Ube1+ Ube3 = Ube2 + Ube4 Q1 & Q4 are motched, Q2 & QV are motched, !, Ic1 = Ic2 = Ic3 = Ic4 = 18.

 $Vin = V - In \left(\frac{18}{1sp}\right) - V - In \left(\frac{18}{1sn}\right) = V - In \left(\frac{1sn}{1sp}\right)$

'DC' offset which will vary with temp.

(ii) Small signal input resistance, $\lim_{t \to \infty} \frac{|\nabla f|}{|\nabla f|} = \frac{|\nabla f|}{|\nabla f|} =$

To reduce Vin & Pin simultaneously:



Vin = Ubel - Ubel

Ubea = V-In (Ic2/Isn)
Ube(qa) = V-In (Ic2/Isn) [Matched to Q2]

lc(qb) = lsp.exp(Vbe(qa)) = lsp.exp[ln/lc2/lsn] = lsp.lc2

lc1 = k(qb) ... Vbel = Vtln(k(qb)/lsp) = Vtln(lc2/lsn)

ie Ubel = Ubez

Thus Vin & rip are reduced to sero

12