Paper Number(s): E1.9A

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2010**

ISE Part I: MEng, BEng and ACGI

Corrected Copy

INTRODUCTION TO COMPUTER ARCHITECTURE AND SYSTEMS (PART A)

Tuesday, 1 June 2:00 pm

Time allowed: 1:30 hours

There are FOUR questions on this paper.

Question 1 is compulsory and carries 40% of the marks.

Answer Question 1 and two others from Questions 2-4 which carry equal marks (30% each).

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s):

Clarke, T.

Second Marker(s): Demiris, Y.

Special instructions for invigilators

The booklet Exam Notes 2010 should be distributed with the Examination Paper.

Special instructions for students

The prefix &, or suffix (16), introduces a hexadecimal number, e.g. &1C0, $1C0_{(16)}$.

The booklet Exam Notes 2010, as published on the course web pages, is provided and contains reference material.

Question 1 is compulsory and carries 40% of marks. Answer only TWO of the Questions 2-4, which carry equal marks.

The Questions

1. [Compulsory]

a)

- Calculate the 32 bit IEEE-754 representation of -0.75, writing your answer (i) as 8 hexadecimal digits.
- (ii) The 32 bit words:

a = &70000000

b = &70000001

represent real numbers a', b' in 32 bit IEEE-754 floating point format. Calculate b' - a'.

[8]

b) A write-through direct mapped cache has line (block) length n words. What types of locality are exploited in the two cases n = 16 and n = 1? In each case state the words read or written to memory during a cache word write miss of address 0.

[8]

Write a fragment of ARM assembly code in as few instructions as possible, c) without using multiply instructions, which implements:

R0 := 9*R1 + 15*R3

MOV

[8]

d) Compute the values of R4-R11 at the end of executing the ARM assembly code in Figure 1.1, giving your answers in decimal or hexadecimal.

[16]

```
RO, #0
MOV
       R1, #1
       R2, #2
MOV
       R3, #3
MOV
       R4, R2, R3
EORS
SUBS
       R5, R2, R3
ADC
       R6, R0, R1
SBC
       R7, R0, R1
ORR
       R8, R3, R3, Isl #4
ADD
       R9, R3, R3, ror #2
STRB
       R2, [R0], #1
       R1, [R0], #1
STRB
STRB
       R3, [R0], #1
STRB
       R2, [R0,#1]
MOV
       R10, R0
MOV
       RO, #0
       R11, [R0]
LDR
```

Figure 1.1. ARM assembly code

- 2. Each code fragment (a) (c) below executes with all condition codes and registers initially 0, and memory locations as in *Figure 2.1*. State the value of R0-R3, the condition codes, and any *changed* memory locations, after execution of the code fragment. Write your answers using as a template a copy of the table in *Figure 2.3* omitting the row labelled (x) which indicates the required format of your answer. Each answer must be written in hexadecimal except the condition codes, which must be in binary, as indicated in row (x).
 - a) Code as in Figure 2.2a.

[10]

b) Code as in Figure 2.2b.

[10]

c) Code as in Figure 2.2c.

[10]

Location	Value
&100	&11121314
&104	&10203040
&108	&01020304
&10C	&80706050
> &10C	&0

Figure 2.1. Memory locations

		MOV	R10, &100		
MOV	R10,#&110000	MOV	R11, #1	MOV	RO, #1
MOVS	R11,#&888	LDRB	RO, [R10]	CMP	RO, #-1
ORRPL	RO,R10,R10,ror #2	LDRB	R1, [R10,R11,IsI #1]	ADCS	RO, RO, RO, rol #8
EORMI	R1,R10,R11	LDRB	R2, [R10, #3]!	SBCS	R1, R1, #0
RSB	R2,R11,R10	STRB	R11, [R10],#4	ADC	R2, R2, R2
BIC	R3,R11,R10,ror #13	MOV	R3, R10	MOVGE	R3, #4
	(a)		(b)	(c	:)

Figure 2.2. Code fragments

	R0	R1	R2	R3	NZCV	Memory
(x)	0	&1020	&FFFFFFF	&C	0110	$mem_8[\&120] = \&10$ $mem_{32}[\&300] = \&FFFF0000$
(a)						
(b)						
(c)	000000000000000000000000000000000000000					

Figure 2.3. Template for answers

a) Explain the distinction between code that is condition false executed, and code not executed, in the ARM pipeline.

[6]

b) The code in *Figure 3.1* is executed from START to FINISH. Calculate the number of times each instruction is condition false executed, each instruction is condition true executed, and the total execution time in cycles of the code for each of the two sets of initial register values listed in *Figure 3.2*. Explain with reference to the ARM pipeline and memory system why the execution time in cycles is greater than the total number of instructions executed condition true or false.

[8]

c) Rewrite the code in *Figure 3.1* without using any branch instructions and give the new execution time.

[8]

d) Generalise your execution time results from part (b) & (c) to the case where the instruction at label A is replaced by n ADD instructions and that at B by m ADD instructions. Derive conditions on n, m for which the rewrite without branch instructions is faster than the original code for all initial register values.

[8]

START CMP RO, R1
BCS A
B ADD R3, R4, R5
B FINISH
A ADD R6, R7, R8
FINISH

Figure 3.1. ARM code

RO	R1
0	0
0	1

Figure 3.2. Initial register values

4.

a) Assuming that the stack grows upwards, and the stack pointer is R13 and points to a full memory word, write as short as possible a sequence of ARM instructions which implement the stack operations detailed in *Figure 4.1*. Explain why your code would not be correct if modified to use a downwards growing stack.

[8]

b) R8-R14 are shadow registers in ARM FIQ mode. Explain how shadow registers operate, and why IRQ, FIQ, and user mode stacks are distinct.

[4]

c) Figure 4.2 shows an IRQ exception handler located in memory immediately after the FIQ vector **FIQVEC**. Draw a diagram which details where data is stored on the IRQ mode stack when executing the instruction with label **X** of the handler routine. Where is the exception return address stored?

[8]

d) Rewrite this code to perform the same function from an FIQ interrupt exception as efficiently as possible, stating any assumptions you need to make. You may alter register use inside the handler, relocate handler code, and assume shadow registers have defined initial values, as necessary to improve performance.

[10]

PUSH R2 PUSH R3 PUSH R5 POP R2 POP R1 POP R0


Figure 4.1. Stack operations

ORG &00000018 ; define address for code output **IRQVEC B IRQHANDLER** ; IRQ exception vector FIQVEC DC 0 ; FIQ exception vector IRQHANDLER STMED R13!, {R3,R8-R9} X ADR R3, DEVICE1 ADR R8, DEVICE2 LDR R9, [R3] STR R9, [R8] LDMED R13!, {R3,R8-R9} SUBS PC, R14, #4

Figure 4.2. Exception handler code

Exam & Test Notes 2009/2010 ARM Instruction Set

Data processing (ADD, SUB, AND, CMP, MOV, etc)



S bit = 1 => status bits are written S bit = 0 => status bits unchanged

dest := op1 op op2

The second operand, Op2, is either a constant C or register Rm

Assume Shift=0, Rot=0, for unshifted Rm or immediate C

Data processing

 Op-codes AND
 S => set flags on result

 ANDEQ
 ANDS

 EQ,NE,... => Condition

Op	Assembly	Operation	Pseudocode
0000	AND Rd,Rn,op2	Bitwise logical AND	Rd := Rn AND op2
0001	EOR Rd,Rn,op2	Bitwise logical XOR	Rd := Rn XOR op2
0010	SUB Rd, Rn, op2	Subtract	Rd := Rn - op2
0011	RSB Rd, Rn, op2	Reverse subtract	Rd := op2 - Rn
0100	ADD Rd,Rn,op2 Add		Rd := Rn + op2
0101	ADC Rd,Rn,op2	Add with carry	Rd := Rn + op2 + C
0110	SBC Rd, Rn, op2	Subtract with carry	Rd := Rn op2 + C - 1
0111	RSC Rd, Rn, op2	Reverse sub with C	Rd := op2 - Rn + C - 1
1000	TST Rn, op2	set NZ on AND	Rn AND op2
1001	TEQ Rn, op2	set NZ on EOR	Rn EOR op2
1010	CMP Rn, op2	set NZCV on -	Rn - op2
1011	CMN Rn, op2	set NZCV on +	Rn + op2
1100	ORR Rd,Rn,op2 Bitwise	logical OR	Rd := Rn OR op2
1101	MOV Rd, op2	Move	Rd := op2
1110	BIC Rd,Rn,op2	Bitwise clear	Rd := Rn AND NOT op2
1111	MVN Rd,op2	Bitwise move invert	Rd := NOT op2

Data Processing Op2

Examples

ADD r0, r1, r2

ADD r0, r1, op2 MOV r0, op2 MOV r0, #1 CMP r0, #-1 EOR r0, r1, r2, lsr #10 RSB r0, r1, r2, asr r3

Op2	Conditions	Notes
Rm		r15=pc, r14=lr,r13=sp
#imm	imm = s rotate 2r (0 ≤ s ≤ 255, 0 ≤ r ≤ 15)	Assembler will translate negative values changing op-code as necessary Assembler will work out rotate if it exists
Rm, shift #s Rm, rrx #1	(1 ≤ s ≤ 31) shift => lsr,lsl,asr,asl,ror	rrx always writes carry ror writes carry if S=1 shifts do not write carry
Rm, shift Rs	shift => Isr,IsI,asr,asI,ror	shift by register value (takes 2 cycles)

Multiply in detail

- MUL,MLA were the original (32 bit LSW result) instructions
 - Why does it not matter whether they are signed or unsigned?

Register operands only No constants, no shifts

Later architectures added 64 bit results

ARM3 and above

MUL rd, rm, rs

MLA rd, rm, rs, rn

UMULL rl, rh, rm, rs

UMLAL rl, rh, rm, rs

SMULL rl,rh,rm,rs

SMLAL rl,rh,rm,rs

multiply-acc (32 bit)
unsigned multiply
unsigned multiply-acc
signed multiply
signed multiply

multiply (32 bit)

Rd := (Rm*Rs)[31:0] Rd:= (Rm*Rs)[31:0] + Rn (Rh:Rl) := Rm*Rs (Rh:Rl) := (Rh:Rl)+Rm*Rs

(Rh:Rl) :=(Rh:Rl)+Rm*Rs

(Rh:Rl) := Rm*Rs

ARM7DM core and above (64 bit multiply result)

Data transfer (to or from memory LDR,STR)

nd 0 1 0 P	UBWL Rn Rd	S Rd \leftrightarrow mem[Rn+S Shift Rm Rd \leftrightarrow mem[Rn+R
Bit in word	0	1
Р	use base register addressing [Rn]	use indexed or offset address [Rn+Rm], [Rn+S]
U	subtract offset [Rn-S]	add offset [Rn+S]
В	Word	Byte
w	leave Rn unchanged if P=1	write indexed or offset address back into Rn if P=1
L	Store	Load

NB - if P=0, W=0

If P=0, always write offset address back into Rn

Data Transfer Instructions

NB d & m must be different for MUL, MLA

LDR load word STR store word LDRB load byte LDMED r13!,{r0-r4,r6,r6}; ! => write-back to register STRB store byte STMFA r13, {r2}; no write-back LDREQB; NBB at end STMEQIB r2!,{r5-r12}; note position of EQ STREQB ; higher reg nos go to/from higher mem addresses ;[E|F][A|D] empty | full, ascending | descending ;[I]D][A|B] incr | decr, after | before

LDR ; register-indirect addressing r0, [r1] LDR r0, [r1, #offset] ; pre-indexed addressing LDR r0, [r1, #offset]! ; pre-indexed, auto-indexing LDR r0, [r1], #offset ; post-indexed, auto-indexing LDR r0, [r1, r2] ; register-indexed addressing LDR r0, [r1, r2, Isl #shift] ; scaled register-indexed addressing LDR r0, address_label ; PC relative addressing r0, address_label ; load PC relative address ADR

Name	Stack	Other
pre-increment load	LDMED	LDMIB
post-increment load	LDMFD	LDMIA
pre-decrement load	LDMEA	LDMDB
post-decrement load	LDMFA	LDMDA
pre-increment store	SIMFA	STMIB
post-increment store	STMEA	STMIA
pre-decrement store	STMFD	STMDB
post-decrement store	STMED	STMDA

Instruction Timing

Exact instruction timing is very complex and depends in general on memory cycle times which are system dependent. The table below gives an

Instruction	Typical execution time (cycles)
Any instruction, with condition false	1
data processing (except register-valued shifts)	1 (+3 if Rd = R15)
data processing (register-valued shifts): MOV R1, R2, Isl R3	2 (+3 if Rd = R15)
LDR,LDRB, STR, STRB	4 (+3 more if Rd = R15)
LDM (n registers)	n+3 (+3 more if Rd = R15)
STM (n registers)	n+3
B, BL	4
Multiply	7-14

Op		Operation	Status Bits
0000	EQ	Equal	Z set
0001	NE	Not equal	Z clear
0010	CS/HS	Unsigned ≥ (High or Same	C set
0011	CC/LO	Unsigned < (Low)	C clear
0100	MI	Minus (negative)	N set
0101	PL	Plus (positive or 0)	N clear
0110	VS	Signed overflow	V set
0111	VC	No signed overflow	V clear
1000	HI	Unsigned > (High)	C set and Z clear
1001	LS	Unsigned ≤ (Low or Same)	C clear OR Z set
1010	GE	Signed ≥	N equals V
1011	LT	Signed <	N is not equal to V
1100	GT	Signed >	Z clear and N equals V
1101	LE	Signed ≤	Z set and N not equal to V
1110	AL	Always	any
1111	NV	Never (do not use)	none

Comparison Operations & Status Bits

· Here are ARM's register test operations:

CMP	r1, r2	; set NZCV on (r1 - r2)
CMN	r1, r2	; set NZCV on (r1 + r2)
TST	r1, r2	; set NZ on (r1 and r2)
TEQ	r1, r2	; set NZ on (r1 xor r2)

- Results of the subtract, add, and, xor are NOT stored in any registers, so destination register Rd is not used

 Status flags in the CPSR are set or cleared by these instructions as well as any data processing instruction with S at the end.

31	29.27	87654 0
NZC	V unused	IF T mode

Data processing (ADD.SUB.CMP.MOV)

Take CMP r1,r2 instruction:

N = 1 if MSB of (r1 - r2) is '1' (BMI,BPL)

Z = 1 if (r1 - r2) = 0 (BEQ,BNE)

C = 1 if carry-out of addition is 1 (BCS,BCC)

V = 1 if there is a two's complement overflow. (BVS,BVC)

Machine Instruction Overview (1)

cond 0 0 0 0	Op	Rn	Rd	Shift	Rm	Rd :≃ Rn Op Rm*
1				S		Rd := Rn Op S
multiply ins	ALU opera truction		pecial o	case		Rm* = Rm with optional shift
Data transf	er (to	or from	m mei	mory LD	R,STF	- ()] Rd ↔ mem[Rn+S]
	1			Shift	Rm	Rd ↔ mem[Rn+Rm*]
[1]	Byte/word					

Overview (2)

Branch B, BL, BNE	, BMI	
cond 1 0 1 L	S	PC := PC+4*S
0 L=0=	Branch, B	
1 L=1=	Branch and link (R14 :=	: PC), BL
cond 1 1 0 0		
cond 1 1 0 1		coprocessor
cond 1 1 1 0		
Software Interrup	t (SWI)	Simulate hardware
cond 1 1 1 1	S	interrupt: S is
		passed to handler

Paper Number(s): E1.9B

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2010**

ISE Part I: MEng, BEng and ACGI

INTRODUCTION TO COMPUTER ARCHITECTURE AND SYSTEMS (PART B) **OPERATING SYSTEMS**

Tuesday, 1 June 3.30 pm

Time allowed: 1:00 hour

Corrected Copy

There are TWO questions on this paper.

Answer ONE question.

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s): Demiris, Y.K.

Second Marker(s): Bouganis, C.

The Questions

Answer ONLY ONE of the following two questions

n		
в		

(a) Describe the Round Robin (RR) and priority-based CPUscheduling algorithms, and list their advantages and disadvantages. [4] (b) In the context of process synchronization, describe Peterson's solution to ensuring mutual exclusion between the critical regions of two processes. [3] (c) In the context of a memory paging system, consider the following scenario: You have three available frames The reference string is 6-6-2-2-1-2-3-6-5-1 Starting with empty frame contents, show the sequence of frame contents after each request, and count the number of page faults for each of the following page replacement algorithms: i. Optimal-page replacement [3] ii. First in First Out replacement [3] iii. LRU (Least Recently Used) page replacement [3] Describe the four conditions that must be present for a deadlock to occur. (d) [4]

(a) Describe the seven-state model of process management using appropriate diagrams, clearly marking the conditions for switching between states.

[5]

(b) In the context of memory management, describe the scheme known as "paging" and list its advantages and disadvantages. Describe how virtual memory can be implemented through "demand paging".

[4]

(c) Consider the following set of processes, with their corresponding arrival times, duration, and priority levels [higher numbers indicate higher priority]:

Process	Arrival time (ms)	Duration (ms)	Priority level
A	0	4	1
В	2	6	2
C	5	2	3
D	7	4	4

Show the order of execution (including timing information) of the processes if the scheduler implements the following scheduling algorithms:

(i)Round Robin with a time slice of 3 ms[3](ii)Priority-scheduling without preemption[2](iii)Priority-scheduling with preemption[2]

For each of the algorithms calculate the average waiting time, and the average turnaround time.

(d) Specify the steps taken by banker's algorithm for dynamically avoiding deadlocks; specify the algorithm's main weakness.

[4]

E1.9A

Answer to Question 1

This is an easy (compulsory) question testing basic knowledge.

1.

a)

- (i) &BF400000
- (ii) $2^{74} = 1.889 * 10^{22}$

[8]

b) n = 16 - spatial & temporal - read address 0-15, write address 0-15 and n = 1 - temporal - write address 0

[8]

c)
ADD R0, R1, R1, IsI #3
ADD R0, R3, IsI #4
SUB R0, R0, R3

[8]

```
d)
VOM
    RO, #0
VOM
    R1, #1
VOM
     R2, #2
     R3, #3
MOV
EORS R4, R2, R3 ; R4 = 1
SUBS R5, R2, R3 ; R5 = -1 = &FFFFFFF
    R6, R0, R1; R6 = 1
SBC
    R7, R0, R1; R7 = -2 = &FFFFFFE
ORR R8, R3, R3, lsl \#4; R8 = 51 = &33 = 51
     R9, R3, R3, ror \#2; R9 = &C0000003 = 3,221,225,475
STRB R2, [R0], #1
STRB R1, [R0], #1
STRB R3, [R0], #1
STRB R2, [R0,#1]
MOV
    R10, R0 ; R10 = 3
MOV
     RO, #0
    R11, [R0]; R11 = &030102 (top byte undefined)
```

[16]

Answer to Question 2

This question tests ability to understand and analyse operation of ARM assembly code in detail. It requires accuracy and comprehensive understanding of the instructions.

a) Column (a) of Figure 2.3. [10]

b) Column (b) of Figure 2.3 [10]

c) Column (c) of Figure 2.3

[10]

Location	Value
&100	&11121314
&104	&10203040
&108	&01020304
&10C	&80706050
> &10C	&0

Figure 2.1 - memory locations

		MOV	R10, &100		
MOV	R10,#&110000	MOV	R11, #1	MOV	RO, #1
MOVS	R11,#&888	LDRB	RO, [R10]	CMP	RO, #-1
ORRPL	RO,R10,R10,ror #2	LDRB	R1, [R10,R11,asl #1]	ADCS	RO, RO, RO, rol #8
EORMI	R1,R10,R11	LDRB	R2, [R10, #3]!	SBCS	R1, R1, #0
RSB	R2,R11,R10	STRB	R11, [R10],#4	ADC	R2, R2, R2
BIC	R3,R11,R10,ror #13	MOV	R3, R10	MOVGE	R3, #4
	(a)		(b)	(0	2)

Figure 2.2 - code fragments

	R0	R1	R2	R3	NZCV	Memory
(x)	0	&1020	&FFFFFFFF	&C	0110	$mem_8[\&120] = \&10$ $mem_{32}[\&300] = \&FFFF0000$
(a)	&154000	0	&10F778	&800	0000	
(b)	&14	&12	&11	&107	0000	mem8[&103]=&01
(c)	&102	&FFFFFFFF	0	0	1000	

Figure 2.3 - template for answers

ANSWERS

Answer to Question 3

This question tests knowledge of the ARM pipeline and instruction execution conditions. Part (c) is implementation, Part (a) is bookwork, the other parts are analysis.

3.

a) In the ARM pipeline instructions pass through FETCH, DECODE & EXECUTE stages. An instruction not executed may be fetched or decoded, but will be aborted before EXECUTE. An instruction executed condition false will go through execute stage but has a branch condition which evaluates false at the execute stage, and therefore the execution is inhibited.

[6]

b) T = condition true, F = condition false, 0 = not executed. Total time is larger than sum T & F because the ARM memory system requires one wait cycle on pipeline & two pipeline fill cycles on flush which happens every true executed branch.

So total time is 6 or 7 cycles.

RO	R1	instr	status	X-11
0	0	CMP	T	6 cycles
		BCS A	T	
		B ADD R3,R4,R5	0	
		B FINISH	0	
		A ADD R6,R7,R8	T	
			0+3	
0	1	CMP	Т	7 cycles
		BCS A	F	
		B ADD R3,R4,R5	T	
		B FINISH	T	
		A ADD R6,R7,R8	0	
		N	1+3	

[8]

c) Rewrite the code in Figure 3.1 without using any branch instructions.

CMP R0, R1 ADDCS R6,R7, R8 (or ADDHS) ADDCC R3, R4, R5 (or ADDLO)

[8]

d) Generalise your execution time results from part b) & c) to the case where the instruction at label A is replaced by n instructions and that at B by m instructions. Derive a condition on n, m for the rewrite without branch instructions to be faster than the original code for all initial register values.

F = no false executed, T = no true executed, X = total execution time

R0,R1: F, T, X 0, 0: 0, 2+n, 5+n 0, 1: 1, 2+m, 6+m

Total execution time for rewrite is: n+m+1

=> n+m+1 < 6+m and n+m+1 < 5+n

Simplifying: n < 5, m < 4

[8]

Answer to Question 4

This questions tests understanding of ARM exception handling architecture, and how multiple register transfer instructions implement stacks. Part (b) is bookwork, (a), (d) are implementation, and (c) is analysis.

4.

a) For a descending stack the registers would be pushed & popped on the wrong order, because higher register numbers always correspond to higher addresses.

STMFA R13!, {R2,R3,R5} LDMFA R13!, {R0-R2}

[8]

b) R8-R14 are shadow registers in ARM FIQ mode. Explain how shadow registers operate, and why IRQ, FIQ and user mode stacks are distinct.

Shadow registers replace normal registers in specific operating modes, storing data separate from the contents of the normal register which is "visible" in user mode. Stacks normally use R13 as SP, since this register has a separate shadow register for IRQ & FIQ modes, the three stacks are separte.

[4]

c) Figure 4.2 shows an IRQ exception handler located in memory immediately after the FIQ vector FIQVEC. Draw a diagram which details the contents of the top of the IRQ mode stack when executing instruction X of the handler routine. Where is the exception return address stored?

exception return address is R14 IRQ mode shadow register.

Top of stack:

SP+12: R9 (user) SP+8: R8 (user) SP+4: R3 (user) <---IRQ SP

[8]

d)

Assumptions: R10, R8 in FIQ Mode are initially set to the addresses of DEVICE1 & DEVICE2.

FIQVEC

LDR R9, [R10] STR R9, [R8] SUBS PC, R14, #4

[10]

E1.9 – section B: Operating Systems
Sample model answers to exam questions 2010

Question 1

(a) [bookwork]

RR Algorithm description: The CPU is allocated to a process for a *time quantum* (or *time-slice*); if process is still running at the end of the quantum, CPU is preempted and given to the next process. Preempted process is put at the end of the queue. New processes are added at the end of the queue. Advantages: Simple to implement and fair

Disadvantages: Difficult to determine appropriate time quantum:

- Too small: good response time, but large overheads (scheduler is called too often)
- Too large: bad response time

Priority Based Scheduling Algorithm description: A priority is associated with each process; CPU is allocated to the process with the highest priority. FCFS is used to resolve situations involving processes with equal priority. Priority can be static, or dynamic. Advantages: Takes into account external factors regarding the importance of the various processes. Disadvantages:

Might result in starvation of low-priority processes – this can be avoided using an *aging* procedure; processes that wait for too long have their priorities gradually increased.

The preemptive version allows a process to be removed from the processor if a process with higher priority enters the system; the non-preemptive version will allow the current process to complete first.

(b) [Bookwork]

Turn is a character variable; Interested_A and Interested_B are boolean variables initially set to FALSE;

Interested A = TRUE;

Turn = 'B';

while (interested_B = TRUE

AND Turn = 'B')
Do_nothing;

Critical_A;

Interested_A = FALSE;

Interested_B = TRUE;

Turn = 'A';

while (interested_A = TRUE

AND Turn = (A')

Do_nothing;

Critical_B;

interested B = FALSE;

[3]

[4]

(c) [new computed example]

Optimal page replacement algorithm (5 page faults)

	6	6	2	2	1	2	3	6	5	1
Frame1	6		6		6		6		5	
Frame2	-		2		2		3		3	
Frame3	-				1		1		1	

(the last replacement is not important; either 6 or 3 will do)

[3]

[3]

FIFO page replacement algorithm (7 page faults)

	6	6	2	2	1	2	3	6	5	1
Frame1	6		6		6		3	3	3	1
Frame2	-		2		2		2	6	6	6
Frame3			-		1		1	1	5	5

LRU (Least recently used) page replacement algorithm (7 page faults)

	6	6	2	2	1	2	3	6	5	1
Frame1	6		6		6		3	3	3	1
Frame2	-		2		2		2	2	5	5
Frame3	-		-		1		1	6	6	6

(d) [Bookwork]


Four conditions must be present for a deadlock to occur:

- Mutual exclusion: only one process may use a resource at a time.
- Hold & Wait: A process may hold allocated resources while awaiting assignment of others
- No Preemption: No resource can be forcibly removed from a process holding it.
- Circular wait: A closed chain of processes exist, such that each process holds at least one
 resource needed by the next process in the chain.

[5]

QUESTION 2:

(a) [bookwork]



(b) [Bookwork]


Paging is a memory management scheme that permits the physical address space of a process to be non-contiguous. Physical memory is divided into fixed-sized blocks called frames. Logical memory is broken into blocks (of the same size as frames) called pages. Addresses generated by the CPU are now divided into two parts: a page number (p) and a page offset (d): the page number is used as an index into a page table, containing the base address of each page in physical memory. This base address is combined with the page offset to define the physical memory address

Advantages: No external fragmentation – any free frame can be allocated to a process that needs it. Disadvantages: internal fragmentation still possible, since frames are allocated as units.

Demand paging is used to implement virtual memory. Pages are loaded into physical memory only when needed – the corresponding routine of the OS is called a pager. When a process is to be swapped in, the pager estimates which pages will be used before the process is swapped out again, and swaps in only those pages


[4]

(c) New computed example




Avg waiting time: (3+4+2+5)/4 = 3.5 ms, Avg turnaround time: (7+10+4+9)/4 = 30/4 = 7.5 ms [3]

Priority Scheduling (without preemption)



Avg waiting time: (0+2+9+3)/4 = 3.5 ms, Avg. turnaround time: (4+8+11+7)/4 = 30/4 = 7.5 ms [2]

Priority Scheduling (with preemption)



Average waiting time: (11+6+0+0) / 4 = 4.25 ms

Average turnaround time: (15+12+2+4)/4 = 33/4 = 8.25 ms

E1.9 (section B): page 3 of 3

(d) [Bookwork]

Banker's algorithm works as follows: when a process requests a resource, the algorithm first determines whether granting the request will lead to an unsafe state – if doesn't it grants the request, otherwise the decision is postponed until a process releases some of its resources. To check whether the state is safe, the algorithm:

- · checks whether it has some resources to satisfy some process
- · The resources of that process are presumed released and added to the available resources
- steps 1 and 2 are repeated until we find that all current processes can be satisfied.

The algorithm's main weakness is that it needs to know the resource requirements for each process in advance.

[4]