

Paper Number(s): **E3.01**
AC1

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE
UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
EXAMINATIONS 2002

MSc and EEE PART III/IV: M.Eng., B.Eng. and ACGI

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Monday, 22 April 10:00 am

There are SIX questions on this paper.

Answer FOUR questions.

Time allowed: 3:00 hours

Examiners responsible:

First Marker(s): Toumazou,C.

Second Marker(s): Lucyszyn,S

Corrected Copy

Special instructions for invigilators:

None

Information for candidates:

None

1. *Figure 1* shows two popular biasing schemes typically used in analogue integrated systems. Briefly outline the main feature of each of these circuits. [3]

For the bandgap voltage reference circuit of *Figure 1(a)*, show that $\delta V_0 / \delta T = 0$ (where T is temperature) if $(R_2/R_3) \ln [I_1/I_2] = 29$ for $V_0 = 1.283$ V.

Assume the temperature coefficient of V_{BE} to be $-2.5\text{mV}/^\circ\text{C}$, the collector current of transistor Q_3 is $100\text{ }\mu\text{A}$ and the device saturation current is $I_s = 1.2 \times 10^{-13}$ A. Boltzmanns constant $k = 1.38 \times 10^{-23}$ J/K and the electron charge is $q = 1.6 \times 10^{-19}$ C. [6]

Calculate the fractional temperature coefficient in $\text{ppm}/^\circ\text{C}$ for the current generator of *Figure 1(b)* at room temperature, given that R is a polysilicon resistor with a temperature coefficient of $1500\text{ ppm}/^\circ\text{C}$. [3]

Show that the circuit of *Figure 1(b)* can be developed into a current source with output current directly proportional to absolute temperature and virtually independent of supply voltage. It is likely that on power-up the output current will fall into a zero current state. Sketch a suitable start-up circuit that ensures that this condition will not occur and explain the operation of the circuit. [8]




Figure 1(a)




Figure 1(b)

2. Give two advantages of differential output compared to single ended output op-amps, and briefly explain what is meant by the term 'common-mode feedback' in relation to differential output circuits. [5]

Sketch the basic architecture of a fully differential folded cascode CMOS op-amp with common-mode feedback circuitry included and give an approximate expression for small signal voltage gain of the amplifier. To simplify your circuit assume all current sources are ideal. What is the main advantage of this architecture over the classical 2-stage op-amp? [8]

An application of the fully differential op-amp is the tunable continuous-time integrator shown in *Figure 2* employing an input differential MOS resistor arrangement. Derive an expression for the time-constant of the integrator. You may ignore all bulk effects and assume all mosfets are operating in their triode-region. [7]




Figure 2

3. Give one advantage and one disadvantage of switched capacitor filters relative to integrated continuous-time filters. [3]

Figure 3 shows three typical switched capacitor circuits. In all the circuits you may assume the switches are driven by non-overlapping clocks with a clock frequency higher than the maximum input signal frequency. Also assume the switches are ideal.

For the switched capacitor resistor of *Figure 3(a)*, estimate the clock frequency required to realise a resistor of $10\text{M}\Omega$ between terminals 1 and 2. What is the main advantage of this resistor over a standard passive resistor? [4]

Derive an expression for the transfer function of the differential integrator of *Figure 3(b)*. Explain why the circuit is parasitic insensitive. [6]

Sketch and label a typical switched capacitor integrator frequency response, clearly indicating the effect on the ideal response when the input frequency approaches the integrator clock frequency. [2]

Figure 3(c) shows the basic design of a 3rd-order Chebyshev low pass ladder filter with a cut-off frequency of 5 kHz. Assume a clocking frequency of 100 kHz. From the circuit, estimate normalised passive component values for the original double-terminated LC prototype of the filter. All values should be normalised to 1 rad/s. [5]

Values of $C_{C1} = C_{C3} = 5.08\text{ pF}$ and $C_{L2} = 3.49\text{ pF}$






Figure 3(a)



4. State one advantage and one disadvantage of a single stage over a two-stage op-amp. [2]

Figure 4 shows a two-stage CMOS op-amp. Estimate the low-frequency differential voltage gain and gain-bandwidth product of the amplifier. Aspect ratios of all devices are shown on the circuit diagram. Assume all bulk effects are negligible. The device model parameters are given below. [8]

With the addition of one NMOS and PMOS transistor show how the amplifier gain of Figure 4 can be significantly increased. What is the performance penalty for this increase in gain? [3]

Finally, sketch a single stage push-pull op-amp architecture and explain why load capacitance improves amplifier stability. Sketch a suitable gain-frequency plot to aid your explanation. [7]

CMOS TRANSISTOR PARAMETERS

MODEL PARAMETERS	K_p ($\mu\text{A}/\text{V}^2$)	λ (V^{-1})	V_{T0} (V)
PMOS	20	0.03	- 0.8
NMOS	30	0.02	1.0




Figure 4

5. In mixed-mode ASIC design, the process technology is to be chosen to optimise digital performance specifications. Give one example of the constraints this places upon analogue circuit design performance. [2]

A fundamental limitation imposed on the Dynamic Range (DR) of any high performance A/D converter will ultimately be switch noise. Prove that the fundamental limit is given by,

$$DR = \frac{V_{ref}}{\sqrt{(10kTRf_c)}}$$

where V_{ref} is the reference voltage, k is Boltzmann's constant, T is absolute temperature, R is switch resistance and f_c is the clock frequency of the switch. You may assume that the system settles in 10τ (where τ is the time constant), over one period of the clock frequency. [6]

A very high resolution analogue-to-digital converter is the oversampling converter sometimes referred to as the sigma-delta modulator. Sketch a typical architecture for such a converter and explain its principles of operation, in particular the feedback noise shaping mechanism. [12]

6. Under what operating conditions does the MOSFET of *Figure 6(a)* realise a linear floating resistor between terminals A and B ? Show that under these conditions the equivalent resistance R_{AB} can be approximated by

$$R_{AB} = \frac{L}{KW(V_{GS} - V_T)}$$

stating any assumptions. All symbols have their usual meaning. [5]

Discuss three sources of non-linearity in the single MOSFET resistor realisation of *Figure 6(a)* and suggest one suitable circuit design to help eliminate one or more of these non-linear terms. Show all necessary circuit analysis to confirm your design. [5]

For the current mirror of *Figure 6(b)* estimate the minimum output voltage while still maintaining saturated devices. Derive this voltage swing in terms of device threshold voltage V_T , clearly stating any assumptions you make. [6]

Finally, sketch a regulated cascode current-source and explain why the output resistance of the current source is higher than a standard cascode mirror. [4]




Figure 6(a)




Figure 6(b)

Q.1

Figure 1a - Bandgap voltage-reference circuit has almost zero temperature coefficient. Used mainly as stable voltage reference in ICs.

②

Figure 1b - PTAT (Proportional to Absolute Temperature) current generator. Output current is virtually insensitive to power supply voltage. Used as main biasing circuit in most precision ICs.

②

For bandgap reference :- $V_{BE1} = V_{BE2} + I_2 R_3$
($\beta \gg 1$)

Since

$$V_{BE1} - V_{BE2} = V_T \ln(I_1/I_2)$$

$$\text{Then } V_0 = V_{BE3} + R_2/R_3 V_T \ln(I_1/I_2)$$

$$\text{For } dV_0/dT = 0, \text{ then } dV_{BE3}/dT = \frac{V_T}{T} \frac{R_2}{R_3} \ln \frac{I_1}{I_2}$$

$$\text{Since } \frac{dV_{BE}}{dT} = -2.5 \text{ mV}/^\circ\text{C}, \frac{V_T}{T} = \frac{1.38 \times 10^{-23}}{1.6 \times 10^{-19}}$$

$$\text{Then } \left(\frac{R_2}{R_3}\right) \ln\left(\frac{I_1}{I_2}\right) = 29 \text{ and so}$$

⑧


$$V_0 = 1.283 \text{ V.}$$

For PTAT temperature coefficient of V_T cancelled with negative temperature coefficient of resistor

$$\therefore TCF = \frac{1}{V_T} \cdot \frac{\partial V_T}{\partial T} - \frac{1}{R} \frac{\partial R}{\partial T}$$

④ $= \frac{1}{T} - 1500 \times 10^{-6} @ \text{Room } T = 1833 \text{ ppm/}^\circ\text{C}$

Original




③

n emitters
Self biasing scheme requires
Start-up current.

$$I_0 = V_T \ln [n/R]$$

Automatic Start-up Circuit.



Start-up
circuitry

⑥


Question 2.

4.

Advantages of Differential output.

- ① Rejection of common-mode output signals.
- ② Reduces power supply noise.
- ③ Cancels offsets, non-linearity, noise etc. ②

Differential output amplifiers with high gain have no way of stabilisation since outputs are undrained. Common-mode feedback-sensing common-mode output and via negative feedback control the circuit through the output stage to ensure output voltages do not drift from quiescent DC operating point. ④



Main advantage

Single dominant pole at output here high frequency performance, no internal compensation (frequency) required. ②

Question 2 continued.

5.


Differential Resistor

Assume all FETs are in their triode region then

$$I_1 = 2\beta \left([V_g - V_x - V_T] \left(\frac{V_{in}}{2} - V_x \right) - \frac{1}{2} \left(\frac{V_{in}}{2} - V_x \right)^2 \right)$$

$$I_2 = 2\beta \left([V_g - V_x - V_T] \left(-\frac{V_{in}}{2} - V_x \right) - \frac{1}{2} \left(-\frac{V_{in}}{2} - V_x \right)^2 \right)$$

equivalent



$$\left. \begin{aligned} I_1 &= \left(\frac{V_{in}}{2} - V_x \right) / R \\ I_2 &= \left(-\frac{V_{in}}{2} - V_x \right) / R \end{aligned} \right\} I_1 - I_2 = \frac{V_{in}}{R} \Rightarrow R = \left(\frac{V_{in}}{I_1 - I_2} \right)$$

$$\Rightarrow I_1 - I_2 = 2\beta [V_g - V_T] V_{in} \text{ all other terms cancel}$$

$$\therefore R = \frac{1}{2\beta (V_g - V_T)}$$

Net result is a linear differential resistor whose value can be controlled by V_g .

Time constant of Integrator

$$\tau = RC = C / 2\beta (V_g - V_T) - *$$

My slip-up

9

TOTAL

25/25

3. Advantages of SC filters


- (i) Precision - Sets by capacitor ratios $< 0.1\%$
- (ii) Exploit mos VLSI technology [Integrated]
- (iii) use closed loop op-amps (stable)
- (iv) No external tuning.

(4/2)

Disadvantages

- (i) Low frequency
- (ii) clocks / clock generators
- (iii) Effects on clock feedthrough etc.

(4/2)



Excess charge

$$\Delta Q = C[V_1 - V_2]$$

$$I_{AV} = \frac{\Delta Q}{T} = \frac{C[V_1 - V_2]}{T}$$

$$R_{eq} = \frac{V_1 - V_2}{I_{AV}} = \frac{T}{C}$$

$$f_c = 1/T$$

Non-overlapping clock \Rightarrow assuming $f_{clock} \gg f_{signal}$
then

$$R_{eq} \times \left[\frac{1}{f_c \times C} \right] = 10M\Omega$$


(3/3)

$$\therefore \text{for } C = 1pF \Rightarrow f_c = 100KHz$$

Main advantage over passive resistor is

huge reduction in chip area. Typically saving of $(100 - 500) \text{ units}^2$ of chip area.

(4/2)



During ϕ_1

$$Q = C[V_1 - V_2]$$

$$I_{\text{average}} = f_c C_1 [V_1 - V_2]$$

ϕ_2 $I_{\text{avg}} (\phi_1 - \phi_2) = -f_c C_1 [V_1 - V_2]$

$$\therefore V_0 = \left(\frac{-1}{j\omega C_2} \right) f_c C_1 [V_1 - V_2]$$

(5/5) $\frac{V_0}{(V_1 - V_2)} = \left[\frac{-f_c C_1}{j\omega C_2} \right] \Rightarrow \text{differential amplifier.}$

(4/2) Scheme is parasitic insensitive because
 Drain parasitics at nodes x and y are shorted out during both clock phases.
 All parasitics are driven by voltage source or connected to ground (virtual ground potential).


SC Filter example.

General transformation rules for Ladder prototypes

$$\frac{f_c L_2}{R_s} = \frac{C_{L2}}{C_u}, \quad C_{C3/Cu} = f_c R_s C_3$$

\uparrow \uparrow
 INDUCTOR CAPACITOR
 $R_s = \text{dummy}$
 scalar.

RLC prototype

For SC equivalent ω_c

$$C_1 = C_3 = 5.08 \text{ pF}, \quad L_2 = 3.49 \text{ pF} \\ C_u = 1 \text{ pF}.$$

Assume scaling $R_s = R_i = R_o = 1 \Omega$.

$$\therefore L_2 = \frac{C_{L2}}{f_c} = \frac{3.49}{100 \times 10^3} = 3.49 \times 10^{-5} \text{ H}$$

Normalised $\omega \text{ rad/s} \Rightarrow \times 2\pi \text{ f}$.


$$\Rightarrow \times 2\pi \times 5 \text{ kHz} = \underline{\underline{1.096}}$$

$$C_1 = C_3 = \frac{C_{C3}}{f_c} = \frac{5.08}{100 \times 10^3} = 5.08 \times 10^{-5} \text{ F}$$

$$\text{Normalised } \times 2\pi f_0 = \underline{\underline{1.596}}$$

$$C_1 = C_3 = 1.596, \quad L_2 = 1.096$$

(42)

 V_0/V_{in} 

$$f_c = f_{lock}$$

Form $\frac{25}{23}$

④

10

Single-stage

① Advantage : High speed
Good Phase Margin

① Disadvantage : low gain
low CMVR

——//——
op-amp

② Voltage gain = $-g_{m2} / (g_{o2} + g_{o4})$
 $(g_{o2} + g_{o4}) = I_{D2} (\lambda_n + \lambda_p) = 5 \times 10^{-6} \times 0.05 = 2.5 \times 10^{-7}$

② $g_{m2} = 2\sqrt{\beta_2 I_{D2}} \Rightarrow \beta_2 = \frac{k_n}{2} \left(\frac{W}{L}\right)_2 = 7.5 \times 10^{-5} \text{ A/V}^2$

$g_{m2} = 3.87 \times 10^{-5} \text{ S} \Rightarrow A_1 = -154.9$

$A_2 = -g_{m6} / (g_{o6} + g_{o7})$

$(g_{o6} + g_{o7}) = I_{D6} (\lambda_n + \lambda_p) = 20 \times 10^{-6} \times 0.05$
 $= 10 \times 10^{-7} \text{ S}$


② $g_{m6} = 2\sqrt{\beta_6 I_{D6}} \Rightarrow \beta_6 = \frac{k_p}{2} \left(\frac{W}{L}\right)_6 = 1.6 \times 10^{-4} \text{ A/V}^2$

$g_{m6} = 1.13 \times 10^{-4} \text{ S} \Rightarrow A_2 = -113$

④ $A_{TOML} = 17503, GB_p = \frac{g_{m2}}{2\pi f_{cc}} = 41 \text{ MHz}$

Increasing gain

2 ways (input)



Cascoded input stage

penalty

Common-mode Voltage Range


OUTPUT

Cascoding output stage

penalty


- Noise performance
- Output voltage Swing.

Push-pull op-amp



Amplifier load capacitance
sets dominant pole of op-amp.
Non-dominant pole created at
diode connected nodes.

Hence as C_L is increased



(P_1) is reduced
in frequency and
phase margin
increased.


Question

5

f_{clock}


13

2nd PART



Basic idea is that coarse quantisation noise gets shaped by $1/H(z)$ via feedback. Generally $1/H(z)$ is an integrator so noise is shaped differentially. This reduces requirements upon component accuracy. The architecture includes a negative feedback loop producing the coarse estimate that oscillates about the true value of input, the digital filter averages this coarse estimate to produce a finer approximation. The feedback DAC and low-pass integrator force the quantisation error to have a high frequency spectrum. The output of the digital filter is down sampled and gives a multibit digital representation. High frequency quantisation noise is reduced.

1st Part Dynamic Range $\Delta V_{ref}/noise = 2^N$



$$\therefore DR = \frac{V_{ref}}{\sqrt{\frac{kT}{C}}} = 2^N$$

Assume $f_c = (1/10 \cdot RC)$, then solving for C gives

$$\therefore DR = 2^N = V_{ref}/\sqrt{kT \cdot 10 R f_c}$$

Question 5... continued.

14.

187 Part.

Constraints

③

- 1/ Low voltage - low dynamic Range
- 2/ Non-linear process technology - Distortion.

Q6

Assumption is that if $(V_{DS} \geq 0)$ or $(V_{DS} \ll (V_{GS} - V_T))$ device acts in linear region. From

$$I_D = \frac{\kappa W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right] (1 + \lambda V_{DS})$$

for $V_{DS} \ll (V_{GS} - V_T)$, then $\lambda V_{DS} \ll 1$

$$\text{So } I_D = \frac{\kappa W}{L} (V_{GS} - V_T) V_{DS}$$

6/6

$$\text{OR } R_{AB} = V_{DS} / I_D = L / (\kappa W (V_{GS} - V_T))$$

Three sources of non-linearity

(i) limited due to V_{BS} changing V_T for negative V_{DS} due to body effect.

$$\text{i.e. } V_T = V_{T0} + \gamma \left[\sqrt{-V_{BS} + 2\phi_F} - \sqrt{2\phi_F} \right]$$


γ = bulk threshold parameter

ϕ_F = Fermi-level potential


(ii) limited due to V_{DS} approaching $(V_{GS} - V_T)$ hence saturation region for large positive V_{DS} .

(iii) For large values of V_{DS} the $V_{DS}^2/2$ term comes in making the results quite non-linear.

4/6




Parallel circuit - eliminates $V_{ds}^2/2$ term.




Differential scheme

Effects of V_{ds} cancelled.



Double differential
mos.
Eliminates
- V_{ds} and V_T
term.

Any one
of these
will do!



Assume


$$\Delta V = V_{gs} - V_T$$

For Sat

$$V_{DS} \geq V_{GS} - V_T$$

$$V_D = V_S - V_T$$

$$(V_O)_{min} = 2(\Delta V + V_T) - V_T \\ = \underline{2\Delta V + V_T}$$



Transistor Q_3

Cascodes Q_1 , hence
output resistance
due to Q_3

is $R_{O3} \parallel r_{ds1}, g_{m2}r_{ds2}$

Transistor Q_2 serves
charge in voltage at
node(x) and reduces
these charges by the
loop gain of the

amplifier (Q_2 and I_B)

hence this buffer increases the output resistance
of the circuit to

$$R_{out} = R_{O3} g_{m2} r_{ds2} \approx g_{m2} g_{m3} r_{ds1} r_{ds2} r_{ds3}$$

assuming matched devices then

$$R_{out} \approx g_m^2 r_{ds3}^2 \text{ or } (g_m^2 / g_{O3})$$

5/5

8/8

25/25