

EE3.01 SOLUTIONS

Answers to question 1:

1.a Bookwork

Must Explain

-Bandgap Voltage reference Circuit [2]

-PTAT (proportional to absolute temperature) current generator [2]

b.) Figure 2.a of question is a bandgap voltage reference circuit which has almost zero temperature coefficient, used mainly as stable voltage reference in ICs. For BG reference,

$$-V_{BE1} = V_{BE2} + I_2 R_3 \quad ; \quad \beta \gg 1$$

$$V_{BE1} - V_{BE2} = V_T \ln \left(\frac{I_1}{I_2} \right)$$

$$V_o = V_{BE3} + \left(\frac{R_2}{R_3} \right) V_T \ln \left(\frac{I_1}{I_2} \right) \quad ; \quad V_{BE3} = V_T \ln \left[\frac{I_3}{I_s} \right] \text{ assume room temp}$$


$$\text{For } \frac{\partial V_o}{\partial T} = 0 \Rightarrow \frac{\partial V_{BE3}}{\partial T} = \frac{V_T}{T} \frac{R_2}{R_3} \ln \left[\frac{I_1}{I_2} \right]$$

$$\text{Since } \frac{\partial V_{BE}}{\partial T} = -2.5 \text{ mV}/^\circ\text{C} \text{ and } \frac{V_T}{T} = \frac{1.38 \times 10^{-23}}{1.6 \times 10^{-19}}$$

$$\Rightarrow \left(\frac{R_2}{R_3} \right) \ln \left(\frac{I_1}{I_2} \right) = 29 \Rightarrow V_o = 1.283$$

[7]

c) Self biased PTAT current source with start up circuit.



Drawing of PTAT [5]

Drawing of Startup Circuit [4]

2. a.

$$A_{v1} = -g_{m2} / (g_{o2} + g_{o4})$$

$$(g_{o2} + g_{o4}) = I_{D2}(\lambda_N + \lambda_p) = 5 \times 10^{-6} \times 0.05 = 2.5 \times 10^{-7} \Omega^{-1}$$

$$gm_2 = 2\sqrt{\beta_2 I_D}$$

$$\beta_2 = \frac{K_N}{2} \left(\frac{W}{L} \right)_2 = 7.5 \times 10^{-5} A/V$$

$$gm_2 = 3.87 \times 10^{-5} S$$

$$Avl = -154.9$$

$$A_{v2} = -g_{m6} / (g_{o7} + g_{o6})$$

$$(g_{o7} + g_{o6}) = I_{D6}(\lambda_N + \lambda_p) = 20 \times 10^{-6} \times 0.05 = 10 \times 10^{-7} \Omega^{-1}$$

$$gm_6 = 2\sqrt{\beta_6 I_{D6}}$$

$$\beta_6 = \frac{K_N}{2} \left(\frac{W}{L} \right)_6 = 1.6 \times 10^{-4} A/V$$

$$gm6 = 1.13 \times 10^{-4} S$$

$$Av_2 = -113$$

$$A_{total} = Av1 \times Av2 = 17503$$

$$G.Bp = gm2 / 2\pi C_f = 12.32 MHz$$

[8]


In a 2-stage opamp the load contributes to the 2nd pole hence reducing load increases stability.

With a single-stage, the load forms the dominant pole hence reducing the load increases bandwidth.

[2]

C.

2. CASCODED OUTPUT



[6]

Cascoding output stage increases the output impedance by:


$$G_o = [g_{o6}(g_{o8}/g_{m8}) + g_{o7}(g_{o9}/g_{m9})]$$

Since Gain of output stage = $g_{m6}/[G_o] = A_{v2}$


Answers to question 3:

4.a

Concept



Conventional
'stacking' cascode




Folded cascode

In the folded cascode we are unstacking the conventional cascode and spreading it out. The AC current path is folded and this allow a reduction in power supply. The conventional cascode requires a 2-stage architecture and since the impedance at (x) is high requires internal compensation. The folded cascode can be used as a single stage architecture, node x is low impedance so the only high impedance node will be at the output.

Gain of the folded cascode $A_v = g_{m1}/G_o$.

[4]

b.



[6]

c)

Circuit is a differential continuous time integrator with a balanced double differential linear active transresistor.

$$I_1 = 2\beta[(V_g - V_x - V_T)(V_{in}/2 - V_x) - 1/2(V_{in}/2 - V_x)^2]$$

$$I_2 = 2\beta[(V_g - V_x - V_T)(-V_{in}/2 - V_x) - 1/2(-V_{in}/2 - V_x)^2]$$

$$R = 2V_{in}/(I_1 - I_2)$$

$$R = \frac{1}{\beta(V_g - V_T)}$$

Time constant $\tau = RC = 10\text{ms}$
 $R = 1/20 \times 5(1 - 0.5) = 20\text{ K}\Omega$
 $C = \tau/R = 10\text{m}/20\text{K} = 5 \times 10^{-7}\text{ f}$


[5]

[5]

Answers to question 4:

4.a) Explain sigma delta operation (bookwork).

[5]




Typical oversampled Σ - Δ (modulator) converter architecture .

[5]

b)(i) Explain how the conversion works (bookwork)

[3]

Draw a cascade of blocks whereby $N=8$



[4]

c) KT/C noise limits the resolution of a sampled data converter.

$$DR = 2N = V_{ref}/Noise = V_{ref} / \sqrt{(kT \cdot 10 R f_c)}$$

[3]

Answer to question 5

a) Derivation from notes

Termed "lossy" since only acts as an integrator at high frequency $f > f_o$.

Verify above transfer function?

SOLUTION

$$\Phi_1 \quad I_{uv} = \frac{C_1 V_{IN}}{T}$$

$$\Phi_2 \quad \frac{-C_1 V_{IN}}{T} = V_o \left[j\omega C_2 + \frac{C_3}{T} \right]$$

Rearranging yields

$$\frac{-C_1 V_{IN}}{C_3} = V_o \left[\frac{j\omega C_2 T}{C_3} + 1 \right]$$


$$\frac{V_o}{V_{IN}} = -\frac{C_1}{C_3} \frac{1}{1 + \frac{j\omega C_2 T}{C_3}}$$

$$= -\frac{C_1}{C_3} \frac{1}{1 + \frac{jf}{f_o}}$$

Where

$$f_o = \frac{1}{2\pi} \frac{C_3}{C_2} f_c$$

b. 3rd-order Chebyshev low pass switched-capacitor ladder filter.



[5]


General transformation rules for ladder prototypes:

$$\text{Inductor: } \frac{f_c L_2}{R_s} = \frac{C_{L2}}{C_u}$$

$$\text{Capacitor: } \frac{C_{C3}}{C_u} = f_c R_s C_3$$

Resistor R_s =dummy scalar.

The circuit is equivalent to an RLC prototype



[5]

c. For switched capacitor equivalent:

$$C_{c1}=C_{c3}=5.08 \text{ pF}$$

$$C_{L2}=3.49 \text{ pF.}$$

$$C_u=1\text{pF}$$

Assume scaling $R_s=R_i=R_o=1\Omega$

Therefore

$$L_2 = C_{L2}/f_c = 3.49/100 \times 10^3 = 3.49 \times 10^{-5} \text{ H}$$

Normalised 1rad/sec we multiply by $2\pi f_0$


$$L_2 = 3.49 \times 10^{-5} \times 2\pi \times 5 \text{ KHz} = 1.096 \text{ H}$$

$$C_1=C_3=C_{c3}/f_c = 5.08/100 \times 10^3 = 5.08 \times 10^{-5} \text{ f}$$

Normalised value $C_1=C_3=1.596$

Answer to question 6

6. (a) Sketch the circuit of a differential to single ended output high frequency operational amplifier that does not require miller compensation.



[7]


- (b) Suggest an enhancement to the circuit in 6.a that would improve the voltage gain of the amplifier and discuss the limitation in doing this.

We can cascade output transistors to increase the output resistance and therefore the gain. This however would limit the output voltage swing.

[3]

- (c) When matching transistors special care is taken with the layout. Discuss what is meant by common centroiding when matching two transistors.

Mismatches like λ (the V_{ds} difference), threshold voltage V_T and W/L may cause errors in offset and gain. A proper layout may help reduce the effect of such mismatches as well as gradients. Common centroid design splits the transistors over a common centroid or axis of symmetry. For example, the elements A and B in an array may be inter-digitated as in figure below. The input differential pair transistors in the Op-amp are the critical ones for the layout as they affect the offset and gain.



[5]


- (d) For fully differential output op-amps explain what is meant by common mode feedback.

If an amplifier has a differential output with high gain, the voltages at the outputs are pretty well ill defined and will drift all over the place, usually taking the amplifier out of its high gain region.

We therefore need to sample an output which is "common" to both and stabilise this voltage.

The technique is known as common-mode feedback and we will describe it in slightly more detail when we come on to differential in, differential out, CMOS op-amp architectures.

We will show here how the technique can be used to improve the CMRR of the simple differential amplifier.



[5]