Paper Number(s): E3.01

AC1

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2001

MSc and EEE PART III/IV: M.Eng., B.Eng. and ACGI

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Tuesday, 1 May 10:00 am

There are SIX questions on this paper.

Answer FOUR questions.

Time allowed: 3:00 hours

Corrected) 67, 64.

Examiners: Toumazou, C. and Papavassiliou, C.

Special instructions for invigilators:	None
Information for candidates:	None


1. Figure 1 shows two bipolar integrated circuits.

For the bandgap voltage reference circuit of Figure I(a), show that $dV_o/dT = 0$ (where T is temperature) if $I_1 = I_2 \exp \left[29 \ R_3/R_2 \right]$, and for this condition $V_o = 1.283 \ V$. Assume the temperature coefficient of V_{BE} to be -2.5 mV/°C, the collector current of transistor Q_3 is $100 \ \mu A$ and the device saturation current $I_s = 1.2 \ x \ 10^{-13} A$. Boltzmanns Constant $k = 1.38 \ x \ 10^{-23} J/K$ and electron charge $q = 1.6 \ x \ 10^{-19} \ C$. [10]

For the circuit of Figure 1(a), design a suitable current source I_B of value 300 µA, which is virtually independent of power supply voltage and directly proportional to absolute temperature. Sketch the circuit and ignore any automatic start-up circuitry. [7]

Figure I(b) shows a high swing low voltage cascode current-mirror. Estimate the minimum output voltage swing V(min) which ensures that all devices remain in saturation. Given the following data, calculate V(min): $I_o = 100\mu A$, $K = 40 \mu A/V^2$, and (W/L) = 1 for all [8] devices.

What is the new value of V(min) if (W/L) is increased to 10?






Figure 1(b)

2. Briefly explain the operation of each of the biassing circuits in Figure 2.

For the circuits of Figure 2(a) and Figure 2(b) calculate a value for resistor R to yield an output current I_0 of 10 μ A and use this example to show that the circuit of Figure 2(b) has a lower fractional temperature coefficient. You may assume that the circuits are operating at room temperature. The forward saturation current of the transistor $I_s = 10^{-14}$ A, the temperature coefficient of $V_{BE} = -2$ mV/°C and R is a polysilicon resistor with a temperature coefficient of 1500 ppm/°C.

It is likely that on power-up the output currents of Figure 2(a) and Figure 2(b) will fall into a zero current state. Sketch a suitable start-up circuit for one of these two circuits to ensure this condition will not occur. [3]

Finally, using reasonable engineering approximations, give an expression for the output resistance of the circuit of $Figure\ 2(c)$. You only need consider transistors Q1, Q2, Q3 and Q7 since the remaining transistors are purely for biassing purposes.




Figure 2

[10]

3. Figure 3 shows a partially-designed two-stage CMOS op-amp required to give a voltage gain of approximately 80 dB, a slew-rate of 5 V/µs and a gain-bandwidth product of 3 MHz. Given that the technology is a fixed 5 µm length double metal CMOS process, design the channel widths of transistors Q1, Q2 and Q6 for the op-amp to meet the above performance specifications. Aspect ratios of all other devices are shown on the circuit. Assume all bulk effects are negligible. Device model parameters are given below. [16]

After simulation you find that the phase margin of your op-amp is below specification. *Qualitatively*, discuss a sequence of parameter changes that would lead to improvement in phase margin; you are willing to sacrifice amplifier gain-bandwidth product. [5]

Finally, give a reason why the introduction of a single integrated resistor in series with the compensation capacitor should significantly improve the amplifier's phase margin.

CMOS TRANSISTOR MODEL PARAMETERS




Figure 3

4. Using two switches and a capacitor, sketch a circuit that will synthesise an active resistor. Given that the switches are driven by a pair of non-overlapping clocks running at a frequency of 100 kHz, estimate the value of a capacitor to give a [8] resistance of $10 \text{ M}\Omega$.

A fundamental limitation imposed on the Dynamic Range (DR) of any high performance A/D converter will ultimately be switch noise. Prove that the fundamental limit is given by,

$$\supset R = \frac{V_{ref}}{\sqrt{(10kTRf_c)}}$$
 [7] 10.47

where V_{ref} is the reference voltage, k is Boltzmann's constant, T is absolute temperature, R is switch resistance and f_c is the maximum clock frequency of the switch. You may assume that the system settles in 10t (where t = time constant), over one period of the clock frequency.

Finally, Figure 4 shows one section of a switched capacitor ladder filter. Based on this filter structure, design a 3^{rd} -order Chebyshev low-pass filter with a cut-off frequency of 5 kHz and a 1.0 dB pass band ripple. Assume a clock frequency of 100 kHz. Passive component values for the LC prototype, normalised to 1 rad/s, are $C_1 = C_3 = 2.0236$, $L_2 = 0.994$. In your analysis assume all integrators to be lossless.




Figure 4

5. Classical CMOS operational amplifiers (op-amps) are either single-stage or two-stage designs. Based on the two stage design of *Figure 3* sketch a typical architecture for a two-stage cascoded output op-amp and a single-stage fully differential folded cascode op-amp. Briefly describe the operation of each of these op-amps and give one performance advantage and disadvantage of each compared to the basic op-amp architecture of *Figure 3*. Ignore common-mode [18] feedback circuitry in the folded cascode op-amp.

Finally, what is the function of the circuit of Fig. 5(a)?

[7]




Figure 5(a)

6. In mixed-mode ASIC design, process technology is being optimised for digital performance specifications. Give one example of the constraints this places upon analogue circuit design performance.

Two high-performance analogue-to-digital converters are the current-mode algorithmic converter and the sigma-delta converter. Sketch a typical architecture for one of these converter types and explain its principles of operation. [18]

When prototyping high frequency amplifiers, why is a good ground plane [4] important?

Why is a x10 scope probe used for measuring high frequency signals on the [3] oscilloscope?

3FE-2001 Solutions- CT ANALOGUE INTEGRATED F301 CIZCUITS + SYSTEMS ACI Q, For the bondgap voltage reference UBEI = UBR2 + I2R3 (B>>1) Since UBRI-UBEZ = UTIN (IIIIZ) Men No = VBE3+(R2/R3) VTM (II/IZ) For chold = 0 > assumes Ube has -ve temp coefficient then dubr3/dT= VT/T(R2/R3) Un (II/I2) Since dube3/dT = -2.5my/0c ord UT = K/Q = 1.38 x 15 /1.6 x 10 = 8.625×10-5 .°. (R2/R3) (T1/I2) = 28 98229

II= I2 CAG [29 R3/R2] To calculate Vo -> rqure UBE of Q3 and UT = 300 V 8.625×10-5 = 25.9 mV

rearraged gues

VBE = VTM[= 25.9 x103/ [100x106] = 0.532

> ... No= 0.532 + [28.98] (25.9xio) 2 1.283 vol


Q1 (ort

n-emider - self brassing scheme requier stat-up around.

-V8

7)

IO= VTIN [n/R] = 300MA For n=2 R=60n. Q1 cont



Assume equal Ls

$$\Delta v = 1.414v$$

[8]

TOTOR 25/25.

Fig 2a vi a seef blaned We referenced Cornert source and sorte. Output correct in outhought power supply independent since Io=Uber/R = Ubez/c = UTIN (II). Suce IID

coppeas in the log and Io sets I'm then
To i almost userwhile to power supply.
Itoware 2 stakes stakes axist. I ad In (In)
and Io=I'm.

B To=Du IIN (Derved tong)

B To=Du (Derved)

(indesired pout B) Crub reques Port up b onoure , Bero commit of the B does not occur.

Figure 2(b), how the same Richard supply independent brousing on Figure Fer) and is known as a PTOT (proportion to Absolute Terp) and a PTOT (proportion to Absolute Terp) (ontat current-source (Sort, The output current is now given by the difference between Use, and User (se Io=Vbor-Uber) between Use, and User (se Io=Vbor-Uber)

= VT W TIN KIESZ)

(\$)

Qua con

Since Q2 has house the coulder area of Q1 when IS2=XIS1, IO=UTW2

IO=In Chan count-more Q4, Q5.

Some development on how allas, requires automatic start-up arount.

Note output when I now much less dependent upon I'm. And PMT routh Indowes temperature Coefficient that,

VBE reference source because of positive temperature Colfficient of VT.

Fig 2(a) => Ube;= UTIN [10x10]=0.539V Since Io= Ube/R > R=53 9km Tel = Tel - /2 Or/or $= \frac{1}{0.539} \times (-2mV) - 1500 \times 10^{-6} = -0.52/6/8$ = or -5200 pm/ocFy26 To= VTUR) => R=1.8km $Tel = \frac{1}{\sqrt{7}} \frac{d\sqrt{7}}{\sqrt{7}} - \frac{1}{\sqrt{8}} \frac{dR}{d7}$ $= \frac{1}{\sqrt{7}} - \frac{1}{\sqrt{8}} \frac{dR}{d7} = \frac{1500 \times 10}{300} = 0.18 \frac{1}{\sqrt{8}} \frac{1}{\sqrt{8}}$ $= \frac{1}{\sqrt{7}} - \frac{1}{\sqrt{8}} \frac{dR}{d7} = \frac{1500 \times 10}{300} = 0.18 \frac{1}{\sqrt{8}} \frac{1}{\sqrt{8}}$ $= \frac{1}{\sqrt{7}} - \frac{1}{\sqrt{8}} \frac{dR}{d7} = \frac{1500 \times 10}{300} = 0.18 \frac{1}{\sqrt{8}} \frac{1}{\sqrt{8}}$ $= \frac{1}{\sqrt{7}} - \frac{1}{\sqrt{8}} \frac{dR}{d7} = \frac{1500 \times 10}{300} = 0.18 \frac{1}{\sqrt{8}} \frac{1}{\sqrt{8}}$ $= \frac{1}{\sqrt{7}} - \frac{1}{\sqrt{8}} \frac{dR}{d7} = \frac{1}{\sqrt{8}} \frac{100005}{300} = 0.18 \frac{1}{\sqrt{8}} \frac{1}{\sqrt{8}}$ $= \frac{1}{\sqrt{7}} - \frac{1}{\sqrt{8}} \frac{dR}{d7} = \frac{1}{\sqrt{8}} \frac{100005}{300} = 0.18 \frac{1}{\sqrt{8}} \frac{1}{\sqrt{8}}$ $= \frac{1}{\sqrt{7}} - \frac{1}{\sqrt{8}} \frac{1}$

end con Automatic $()^{3}$? Stort-up arut. Last Per 7420 Tramber Q3 cascales Q1 Mu 103=1011, 8m3 1013 Os projete Realbach vant 1. to Juntoles a come top output Bentheral of court to rowt = on2 (rds2//rds7)x 8m31d13 assumy equal on ad Toll men cont= que igs ECKE 2000 6 4 1+

Question 3

Specs A= 80 dB, SR= 5V/MS, GB=BIMHZ. A1 = gm2/(g02+g04) (9027904) = ID2 [ANTAP] = 10x10 [0.05] = 5x10 2-1 gm= 2/B2ID2 => but G.B = gm2/Cc Hence to calculate gonz require Cc. Since S.R = Io/(c Uner (c = 4 pF. =) 9m2=7.4x10 A/v .. A1 = 150.8 From gm2 => B2 = 42x10 = (KW) .. (W/L)2 = 9.47 or = (47/5) (MIL) = W/L) = 47/5. Since A1=150-8, A2=(3981/80) = 66.3 Now Az= gm6/(g07+g06) (907+906) = ID7 (ANTXP) = 20×106 (0.05) = 1 × 10 -6 ~-1 gwing gm6=663×10-5=> β6=(gm6)2=505×10 ··· (W/L) 6 = 286 = 5.5 R OR (2705/5) c } Reduce WI=WZ Failed Phase Mason Possuble sequences. 2-Step (1) Increase (c [reduce G.B and SR] 3 Increase Io to increase s.R. [traded A.]
(3) Increase (W2) hence some to increase A2.

3 (1) Reduce WI=W2 [reduces gm2 hence G.B]


2) Reduce Io [increased A, but reduced S.R]

3 (an afforto income G.B. incrase Cc to incrase S.R.)

Introduction of a series R with C unhadred a tunable R. H.P Zero which con evide be adjusted (1/8mg) who a L.H.P zero added phase lead comparsation or used to concert with ampulses non-dominant pole.

8 4 17

Ou 4




9 0 17

QU4 cox Assume Pc = 1 10.R.C Han Solvy for Cours DR = 2" = Vrelf / KTIORPC Tom Solution Re I CR problège. I Nobrellade henskemaken (12/Re) Ps (3/3)
= (12/(4 Cocacibre trasfamation coher Rs i ramolzed drucy scalvis $C_{C_1}/C_{U} = f_{C_1}$ general $C_{C_3}/C_{U} = f_{C_1}/C_{U}$ (hershardin. $C_{C_3}/C_{U} = f_{C_1}/C_{U} = f_{C_1}/C_{U}$) resister. Assume Rs=1,

10 of 17

On 4 cont Toble volues of (1, L2 con (3 cre nonalyed to 1 real/s = 277 (P=SEAD) $C_1 = C_3 = 2.0236 / (2775 \times 13) = 6.44 \times 13 = 6$ La = 0,994/(2175x103)=3.164x10F Co. temustern resisters (1e 1011 i nput)
ad output
Whycher. (n= (R0= 1PF (c1 = (c3 = 6.44PF CL2 = 3.164 pF.



Assedvent ser

Teduchen i output pole brequeres

output voltage sway reduced


out to cascode

out to hove your.

out nove the to lower your.

Ques cont

Folded carcoll applies.



Man duradoutge

Output sway limited


man advertiger

· sud . hop injedence at node of output (high speed). Good PSRR performance . Fuy delloched

· Low noise - wideband

(4)

as cart



ZIN = VIN = S C milms [5]

ZIN= SL = SC/mimis mis mims

Vind R Vo 31 Not pass Ruter of


att RIgmisma

Tom 25/25

[2]

an6/.

Exceptes: - Feature sizes were constantly
Thank while threshood solvage were
be lowesed limiting patermore of evaluate
Swotches (ii) Lopic Solve Teatrox were
prevert ophnim switched-capacity
Other patermore (iii) A power septy
to tager reduce, dynamic reste of
end the pater were be limited



Out (ont Bunc Architectio Operahan 2 In on the former of company (compares with Iref (we) termed. It 2 I'm KITER, compoutput goes los distrol output =0 and Anchome output JIIn. if JIINTICE, (ompout put Soes him, dupled output=1, overlane out 2 I'm - Ird. Andogre output continuely feeds us bollowers but cent which performs acachy the some Anchem The process is continued as many times as possible to achieve the requed resolution.

Andred

IN

ANAROS

N=1

RUG

PISTER

Qu 6/ Cort

In the EID modulation, coase quarksation at him scripting rate is combined with -ve fecollecte and deplos blens to achieve resolution et los Supry rates. This reduces requeenents upon component accuracy. The architecture idualis a réjoutoir levelbouch 1000 producing a coasse entrate that Osculater about the line value of input, the distail aller aussi ogen when coase ordinate to produce a incorapproxuntion. The feedbook Alo and sterratur Bree lare quarkzetin ener to house a Gregmench a hequeres spectrum. The output of the dipted here is down scripted and gries a multiplik distal representation. Au high brequency quantisation noise is surely reduced.