

Final copy.

E3.01

AC1

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
EXAMINATIONS 2010

MSc and EEE PART III/IV: MEng, BEng.and ACGI

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Friday, 14 May 10:00 am

Time allowed: 3:00 hours

There are SIX questions on this paper.

Answer FOUR questions.

All questions carry equal marks

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible First Marker(s) : C. Toumazou

Second Marker(s) : S. Lucyszyn

1. Figure 1 (a, b c, and d) show four popular biasing schemes typically used in analogue integrated circuits.

(a) Briefly explain the function of each of the circuits in Figure 1 (a, b, c and d) and derive expressions for the constant output parameter in each case, clearly indicating component design requirements and any approximations you have made. You may ignore bulk effects in the CMOS circuits.

[16]

(b) Design the constant current generator of Figure 1(c) to give an output current of $5 \mu\text{A}$. Assuming R is a polysilicon resistor with a temperature coefficient of $1500 \text{ ppm}/^\circ\text{C}$, calculate the fractional temperature coefficient of the circuit at room temperature.

[4]




Figure 1(a)




Figure 1(b)




Figure 1(c)




Figure 1(d)

2. (a) Two high-performance analogue-to-digital converters are the current-mode algorithmic converter and the sigma-delta converter. Sketch a typical architecture for ONE of these converter types and explain its principles of operation.

[10]

- (b) Assume that the maximum resolution of any sampled-data converter is limited by switch noise (kT/C). Calculate the maximum resolution of a stereo-audio system running at a sample rate of 40 kHz. Assume a MOSFET switch aspect ratio (W/L) = 1/8, transconductance parameter $K_p = 20 \mu A/V^2$ and a device threshold voltage $V_T = 1 V$. The on voltage of the switch is a 5 V reference (i.e. $V_{GSon} = V_{ref} = 5 V$). You may also assume that the switch settles in 10τ (where τ = time constant) over one period of the clock frequency.

Boltzmanns constant $k = 1.38 \times 10^{-23} J/K$ and the ambient temperature is 300 K.

[10]

3. Figure 3 shows a partially-designed two-stage CMOS op-amp required to give a voltage gain of approximately 80 dB, a slew-rate of 5 V/ μ s and a gain-bandwidth product of 3 MHz.

- (a) Given that the technology is a fixed 5 μ m double metal CMOS process, design the channel widths of transistors Q1, Q2 and Q6 for the op-amp to meet the above performance specifications. Aspect ratios of all other devices are shown on the circuit. Assume all bulk effects are negligible. Device model parameters are given below. [15]
- (b) Give a reason why the introduction of a single integrated resistor in series with the compensation capacitor should significantly improve the amplifier's phase margin. [5]

CMOS TRANSISTOR MODEL PARAMETERS

MODEL PARAMETERS	K_p (μ A/V 2)	λ (V $^{-1}$)	V_{TO} (V)
PMOS	20	0.03	-0.8
NMOS	30	0.02	1.0




Figure 3

4. Figure 4 shows the basic design of an analogue sampled-data precision integrator.

- (a) Derive an expression for the transfer function of the integrator. Assume that the integrator is driven by non-overlapping clocks and that the switches are ideal.

[10]

- (b) (i) Sketch the basic design of a 3rd-order Chebyshev low pass switched-capacitor ladder filter.

The filter is to have a cut-off frequency of 5kHz. Assume a clocking frequency of 100 kHz. The values of integration capacity for the capacitor based sections are 6.44pF and inductive section is 3.164pF. All other switched capacitors are 1pF.

- (ii) From the circuit, estimate normalised passive component values for the original double-terminated LC prototype of the filter. All values should be normalised to 1 rad/s. You may assume that the clocking frequency is so high that the integrators can be assumed lossless.

[10]




Figure 4

5. (a) Give two advantages of current-mode analogue signal processing compared to traditional voltage-mode processing.

[4]

- (b) With the aid of a suitable macromodel, explain the theoretical concept of current feedback and how it results in constant bandwidth amplification. Using a current-feedback op-amp, design a closed-loop non-inverting gain stage with a bandwidth of 10 MHz for a fixed voltage gain of 100. Assume an internal compensation capacitance of 4pF and that the open-loop transresistance gain of the amplifier is very much larger than the amplifier feedback resistor.

[16]

6. Figure 6 shows the basic design of an integrated circuit precision integrator.

- (a) Derive an expression for the time constant of the integrator.

[10]

- (b) Why is it important for the MOSFETs in Figure 6 to operate in their triode region? Discuss the three key sources of non-linearity in the triode region.

[4]




Figure 6

- (c) Sketch suitable fully differential folded cascade op-amp architecture for Figure 6. Why is it important for the amplifier to have common-mode feedback?

[6]

EXAM SOLUTIONS

E7-01
ACI

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

2010

1 MARKER: C. Tournatou

2 MARKER: S. Lucyszyn

(1)

Q1

- a) Bandgap reference. Output voltage reference independent of temperature.
 Assumes $V_{BE} = -2.5 \text{ mV}/^\circ\text{C}$
 And $\beta \gg 1$

$$V_{BE3} - V_{BE2} = VT \ln(I_1/I_2) = I_2 R_1$$

$$\text{Thus } V_o = V_{BE3} + (R_2/R_3) (VT) \ln I_1/I_2$$

$$\text{For } dV_o/dt = 0, \text{ then } (R_2/R_3) \ln I_1/I_2 \quad (4)$$

$$\approx 24.5, \quad V_o = 1.283 \text{ V}$$

- b) V_{GS} multiplier. Can replace stacked diodes with a single resistor for biasing purposes.

$$V_{o2} = V_{GS} [1 + R_2/R_1]$$

$$\approx (1 + R_2/R_1) [VT + \sqrt{2D/\beta}] \quad (4)$$

- c) PTAT (proportional to absolute temperature)
 Constant Current Source/Sink. The output current is virtually independent of bias power supply voltage. Diode char R_D < R_A \Rightarrow from automotive start-up circuitry ensures correct current behavior in correct output state. $\quad (4)$

Assumptions - Assumes matched devices $\beta \gg 1$

$$\text{Then } I_O = \Delta V_{BE}/R = [VT \ln(I_N/I_O)(I_{S3}/I_{S1})/R] \quad (\text{If } I_{S3} = 2I_{S1}) \text{ Then } I_O = (VT \ln 2) R$$

(8)

(2)

Question 4 - continued.

Fig 4d →

Reproduced Cascode current sink,
since drain-source voltage of Q_1 is
regulated by the feedback amplifier

Q_2 the circuit has a very high
output impedance equivalent to that
of a double cascode.

$$\text{Ansatz}, I_O = \beta(V_D - V_T)^2$$

assume FET Q_1 is saturated

(4)

b) $I_O = (V_{TH2})/R$

assumes $V_T = 25 \text{ mV}$ at 300°K

then $R = 3 \cdot 465 \text{ k}\Omega$.

$$T_{CF} = Y_{VT} \frac{\partial V_T}{\partial T} - Y_R \frac{\partial R}{\partial T}$$

$$= \frac{1}{f} - \left(Y_R \frac{\partial R}{\partial T} \right)$$



$$= (Y_{300}) - 1500 \times 10^{-6}$$

$$= \underline{\underline{1833 \text{ pp m } /^\circ\text{C}}}$$

(4)

CT

3

Ausben 2Analog-to-Digital Converter1 BitBasic Architecture

CT

Question 2 - cont

If $2I_{in} < I_{ref}$

Comp goes low , digital output = 0

and analogue output $2I_{in}$

If $2I_{in} > I_{ref}$, comp output goes high , digital = 1


and analogue output $(2I_{in} - I_{ref})$

Analoge output consequently feeds into following 'bit' , which

performs exactly the same function.

The process is repeated as many times as necessary to achieve desired resolution.

(10)



CT

Question 2 - cont

Coarse quantization at high sampling rate combined with negative feedback and digital filter to achieve required resolution at lower sampling rates.

It means of trading resolution in time for resolution in amplitude avoiding the need for precision analogue components.

Negative feedback produces coarse estimate that oscillates about the true value of the input, the digital filter averages the coarse estimate to give a linear approximation.

Feedback A/D + integrator \rightarrow

quantization error to have a high frequency spectrum, filtered out by digital filter.

Noise shaped and all high frequency noise filtered giving very high

(S/N) at low frequency.


⑩

(T)

Question 2 cont

$$DR \triangleq V_{ref} / \text{noise} = 2^N$$

switch



RMS noise of switch
capacitor

$$\sqrt{\frac{kT}{C}}$$

$$\text{Assume } f_C = \frac{1}{10 R \cdot C}, \text{ then}$$

Solving for C gives

$$DR = 2^N = V_{ref} / \sqrt{kT / 10 \cdot R \cdot f_C}$$

$$R_{on} = \frac{1}{2\beta(V_{SS} - VT)} \approx \frac{1}{(2\beta \times 4)}$$

$$\beta = \left[\frac{kW}{2L} \right]$$

can now find DR at 40 kHz

(10)

3//

(7)

Specs $A = 80 \text{dB}$, $S.R = 5 \text{V/Ms}$, $G.B = 3 \text{mHz}$

$$\begin{aligned} a) A_1 &= \frac{\delta m_2}{(g_{04}+g_{02})} \Rightarrow g_{02} + g_{04} \\ &= I_{D2}(1_n + 1_p) \\ &= 10 \times 10^{-6} [0.05] \\ &= 5 \times 10^{-7} \text{ A}^{-1} \end{aligned}$$

$$\delta m_2 = 2\sqrt{\beta_2 I_{D2}} \Rightarrow \text{but } G.B = \frac{\delta m_2}{2\pi C_c}$$

require C_c . From $S.R = I_0/C_c$
 then $C_c = 4 \text{ pF} \Rightarrow \delta m_2 = 7.58 \times 10^{-5}$

$$\therefore A_1 = -150.8$$

$$\text{From } \delta m_2 = \delta m_1 = 2\sqrt{\beta I_0}$$

$$\beta_2 = \beta_1 = 1.42 \times 10^4 = \frac{kW}{2L}$$

$$\therefore (\omega/L)_n = (\omega/L)_1 = 9.46$$

$$= \underline{47.5}$$

$$\text{Since } A_1 = 150.8, A_2 = 10^4 / (150.8) = 66$$

$$A_2 = \delta m_6 / (g_{06} + g_{07})$$

$$(T(g_{06} + g_{07})) = I_{D1} (A_6 + A_7)$$

10

CT

(8)

(3) cont

$$(g_{06} + g_{07}) = 20 \times 10^{-6} (0.05) = 1 \times 10^{-6} \text{ s}^{-1}$$

$$\text{g}_{\text{m6}} \quad \text{gm6} = 6.63 \times 10^{-5}$$


$$\Rightarrow \beta_6 = \left(\frac{\text{gm6}}{2} \right)^2 \frac{1}{I_{D6}} = 5.5 \times 10^{-5}$$

$$\text{thus over } (\omega/L)_6 = 5.5 = \underline{\underline{27/5}}$$

5

—11—

b)



function of R is to provide feedforward compensation and eliminate RHP zero from transfer function of OP-Amp.

with R \Rightarrow zero = $\text{gm6}/C_c$,

$$\text{with } R \quad Z = \frac{1}{(Y_{\text{gm6}} - R) C_c}$$

① $R = Y_{\text{gm6}} \rightarrow$ remove zero improve of

② $R \Rightarrow$ non-dominant pole cancels with zero.
 $\hookrightarrow Y_{\text{gm6}}$

5

MT

Q4 - lossy Integrator.

During ϕ_1 of switch, $I_{out} = C_1 V_{IN} / T$

$$\phi_2 - C_1 V_{IN} / T = V_o [j\omega L_2] + \frac{C_3 V_o}{T}$$

Transfer of charge

Frequency yields


$$\frac{V_o}{V_{IN}} = -\frac{C_1}{C_3} \left[\frac{1}{(1 + j\omega \frac{L_2 T}{C_3})} \right]$$

$$= -\frac{C_1}{C_3} \frac{1}{(1 + jf/f_c)}$$

$$f_p = \frac{1}{2\pi C_2 \frac{C_3}{C_1}} f_c$$

10

b) 3rd order SC lowpass




5

64 cont

10

Doubly Terminated Ladder.



Conversion into differential structure

$$\left. \begin{array}{l} C_{c1}/C_u = f_c C_1 \\ C_{c3}/C_u = f_c C_3 \\ C_{L2}/C_u = f_c L_2 \end{array} \right\} \text{general transformation}$$
$$R_1 = R_2 = 1 \Omega = R_L$$

Assuming $f_c = 100 \text{ kHz}$, $C_u = 1 \mu\text{F}$

$$\text{Then } C_1 = C_3 = 8 \cdot 44 \times 10^{-5} \text{ F}$$

$$C_2 = 3 \cdot 164 \times 10^{-5} \text{ F}$$

Normalized $2\pi f$

where $f = 5 \text{ kHz}$.

Then $C_1 = C_3 = 2.0236$ 5
 $C_2 = 0.994$

ET

(1)


5/

Advantages of Current-mode

Higher frequency performance, wider dynamic range

Lower power supply voltage

2



$$Z_T(s) = R_0 / (1 + jf/f_p)$$

$$f_p = \frac{1}{2\pi R_0 C}$$

C = compensation capacitors

3 equations

$$I_f = (V_0 - V_s) R_F \quad - \textcircled{1}$$

$$I_1 = V_s / R_1 \quad - \textcircled{2}$$

$$V_0 = Z_T(s) I = Z_T(s) [I_1 - I_f] \quad - \textcircled{3}$$

GT

8

CT

Subs ① and ② into ③ gives,

$$\left(\frac{V_o}{V_s}\right) = \left(1 + \frac{R_F}{R_i}\right) 2\pi s / (R_F + 2\pi s)$$

Subs for $2\pi s$

gain

$$\left(\frac{V_o}{V_s}\right)_{sw} = \underbrace{\left(1 + \frac{R_F}{R_i}\right)}_{\times} \underbrace{\left[\frac{R_o}{R_o + R_F}\right]}_{\frac{1}{1 + jf/f_p \left[\frac{R_o + R_F}{R_F}\right]}}$$

Assuming $R_o \gg R_F$ BW

Then


$$\text{closed loop gain} \approx \left(1 + \frac{R_F}{R_i}\right) - *$$

$$\text{closed loop bandwidth } \frac{f_p R_o}{R_F} = \frac{1}{2\pi R_F C}$$

Hence R_F sets the constant BW.

L*

and R_i chosen to set the gain



$$BW = \frac{1}{2\pi R_F C} = 10 \text{ MHz}$$

$$\therefore \text{given } C = 4 \text{ pF}$$

$$RF = 3.98 \text{ k}\Omega$$

$$\text{Since } A = \left(1 + \frac{RF}{R_i}\right) = 100$$

$$n \approx 10^4 \text{ min} \approx 40 \text{ sec RT}$$

6)

- a) Floating integrated R.C. integrator
Double mos register

$$R = \frac{V_{in} - (-V_{in})}{(I_1 - I_2)} = \frac{1}{2\beta(V_{C1} - V_{C2})}$$

Expect student to give full derivation.

$$\tau = RC = \frac{C}{2\beta(V_{C1} - V_{C2})}$$

$$\beta = \frac{k_w}{2L}$$

-11-

- b) Linear Triode region important to avoid transistor entering its saturation region giving a square law characteristic.
When $V_{DS} \ll (V_{GS} - V_T)$

$$ID = \frac{k_w}{L} \left[(V_{GS} - V_T)V_D - \frac{V_{DS}^2}{2} \right] (1 + V_{DS})$$

3 sources of non-linearity


- (i) V_{BS} changing V_T due to body effect.

- (ii) V_{DS} approaching $(V_{GS} - V_T)$
hence saturation for p of the V_{DS}

- (iii) Large values, $V_{DS}^2/2$ term makes region non-linear.

(T)

6(c)



$$A = \frac{1}{2} \left(\frac{g_m}{g_D} \right)^2$$

common-mode feedback

is necessary to

reduce output differential
offsets and to ensure
rejection of common-mode
outputs.

(T)

