DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2003** 

#### **ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS**

Wednesday, 30 April 10:00 am

Time allowed: 3:00 hours

There are SIX questions on this paper.

**Answer Question 1 and three others** 

# **Corrected Copy**

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s):

C. Toumazou

Second Marker(s): S. Lucyszyn



- 1. Figure 1.1 shows a single-stage double cascode CMOS amplifier.
  - (a) Write a simple SPICE program that will compute a small signal gain and phase frequency response of the circuit over the frequency range 1 kHz to 10 MHz. Assume all bulks are internally connected to the source of the MOSFETs.

[10]

The OPTIONS card and the transistor model process parameters QP and QN are already built into the SPICE library.

(b) Given that the threshold voltage  $V_T$  of the CMOS technology is 1 V estimate the maximum output swing of the amplifier.

[4]

[3]

- (c) What effects does cascoding have on the amplifier's phase margin?
- (d) Finally, why are the passive components in the circuit very large? [3]




Figure 1.1

2. (a) Briefly describe the function of each of the three biasing circuits in Figures 2.1–2.3, giving reasons for their suitability in an integrated circuit application.

[8]

For the bandgap voltage reference circuit of Figure 2.1, show that  $\delta V_0/\delta T=0$  (where T is temperature) if  $(R_2/R_3) \ln{(I_1/I_2)}=29$ , and that this condition occurs if  $V_0=1.283~V$ .

Assume the temperature coefficient of V<sub>BE</sub> to be  $-2.5~mV/^{\circ}C$ . Boltzmann constant k =  $1.38 \times 10^{-23}~J/K$  and electron charge q =  $1.6 \times 10^{-19}~C$ .

[4]

(c) Calculate the fractional temperature coefficient for the constant current generator of Figure 2.2 at room temperature, given that R is a polysilicon resistor with a temperature coefficient of 1500 ppm/°C.

[4]

(d) Explain qualitatively why the four-transistor voltage potential divider of Figure 2.3 can have significantly less active-chip area than an equivalent two-transistor voltage potential divider with the same power consumption.

[4]




Figure 2.1




Figure 2.2




Figure 2.3

- 3. (a) Figure 3.1 shows a fully differential continuous time integrator using a balanced double differential linear active transresistor. Derive an expression for the time constant of the integrator. You may ignore all bulk effects, and assume all MOSFETs are operating in the triode region.
- [9]
- (b) For the current mirror of Figure 3.2, estimate the minimum output voltage while still maintaining saturated devices. Derive this voltage swing in terms of the device threshold voltage, V<sub>T</sub>, clearly stating any assumptions you make.
- [5]
- (c) Sketch a regulated cascade current-source and explain why the output resistance of the current-source is higher than a standard cascode mirror.

[6]




Figure 3.1




Figure 3.2

4. (a) Figure 4.1 shows a folded cascode connection. What is the main advantage of this design over the more classical cascode connection? Show using a simple sketch how the architecture of Figure 4.1 can be used to form the basis of a single stage folded cascode operational amplifier (op-amp). Give an expression for the approximate small signal voltage gain of the op-amp.

[10]

(b) Give one advantage and one disadvantage of a single stage over a two-stage op-amp. Figure 4.2 shows a two-stage CMOS op-amp. Estimate the low-frequency differential voltage gain and gain-bandwidth product of the amplifier. Aspect ratios of all devices are shown on the circuit. Assume all bulk effects are negligible. Device model parameters are given below.

[7]

(c) Answer **ONE** of the following:

The gain-bandwidth product, voltage gain and slew rate of the opamp of Figure 4.2 are below the desired specification. Explain qualitatively a minimum sequence of parameter changes so that the op-amp design satisfies all of its specifications.

OR

Explain why a resistor in series with the compensation capacitor C in Figure 4.2 can significantly improve the amplifier's phase margin.

[3]

### **CMOS TRANSISTOR PARAMETERS**

MODEL PARAMETERS	$Kp (\mu A/V^2)$	$\lambda (V^{-1})$	$V_{T0}(V)$
PMOS	20 "	0.03	-0.8
NMOS	30	0.02	1.0




Figure 4.1




Figure 4.2

- 5 (a) Give one advantage and one disadvantage of integrated continuous-time filters compared with discrete-time sampled-data filters.
- [2]
- (b) Figures 5.1-5.3 show three sampled-data integrator building blocks. Derive an expression for the transfer function of the integrators of Figure 5.1 and Figure 5.2. All switches are implemented by MOSFETs of equal size. Assume that the integrators are driven by non-overlapping clocks with a clock frequency much higher than the maximum input signal frequency. Also assume the switches are ideal.

[10]

(c) Figure 5.3 shows one section of a switched-capacitor ladder filter. Based on this filter structure design a  $3^{rd}$ -order Chebyshev low-pass switched-capacitor filter with a cut-off frequency of 5 kHz and a 1.0 dB pass-band ripple. Assume a clocking frequency of 100 kHz. Passive component values for the L-C prototype, normalised to 1 rad/s, are  $C_1 = C_3 = 2.0236$ ,  $L_2 = 0.994$ . In your analysis you may assume all integrators to be lossless.

[8]




Figure 5.1




Figure 5.2




Figure 5.3

6. (a) Two high-performance analogue-to-digital converters are the current-mode algorithmic converter and the sigma-delta converter. Sketch a typical architecture for ONE of these converter types and explain its principles of operation.

[9]

(b) Assuming that the maximum resolution of any sampled-data converter is limited by switch noise (KT/C), calculate the maximum resolution of a stereo-audio system running at a sample rate of 40 kHz. Assume a MOSFET switch aspect ratio (W/L) = 1/8, transconductance parameter  $Kp=20~\mu\text{A/V}^2$  and a device threshold voltage  $V_T=1~V.$  The  $\emph{on}$  voltage of the switch is a 5~V reference (i.e.  $V_{GS}on=V_{ref}=5~V).$  You may also assume that the switch settles in  $10~\tau$  (where  $\tau$  = time constant) over one period of the clock frequency.

Boltzmann constant k = 1.38 x  $10^{-23}$  J/K and the ambient temperature is 300 K.

[11]

2 - s. ded



### IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2003** 

MSc and EEE PART III/IV: M.Eng., B.Eng. and ACGI

# ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Wednesday, 30 April 10:00 am

Time allowed: 3:00 hours

There are SIX questions on this paper.

Answer Question 1 and three others

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s):

C. Toumazou

Second Marker(s): S. Lucvszvn

© University of London 2003

	Solutions 20103 SE HATILOG.	O
Qu	restant	
	10 57 JOHNE INVERTING (MO! AMPLITIES	
9 13/ 3v	C1 1 2 20 E 6  R1 5 2 20 MEG  R2 2 3 10 MEG	
V2 2	1 8 2 MI 4 2 3 QN W 34 L3  M1 4 2 3 QN W 34 L3  M3 5 1 8 QP W-144 L3	u Su
RI JUNE	V/2 Vad 10 0 5V	54
20me	9 7 1 3 3 0 1 V W 1 6 0 - 2 V W 1 7 0 2 V W 1 3 9 0 3 V	:
WIND TO	Jac lo aci	
\$ 1411	lomes . option post oqc dec 10 1tx 10 men • PRINT QC VdB (S)	
	o PRINT ac V (5)	10/10
+	o calculate output sions	
	VOST > 122V1 < 120V1	CT
	1005/04 = 1V, V8.4V, V2=2V	

Q	Meshon 2 Continued
	105/93=1
	:. Vo marc= (5 - 2) = 3V
S	mulary la negativa
	VOSI 2 = VOSI = 1,
	· · · Vo (m12) = (-5+2) = -3v
(	ascoding were improce  phase morgin since the Mills  Capacitance at the input is reduced  thus increases the non-dominant  Pole frequency the society the  tominant Pole frequency will reduce  lence the Poles will spread and 3/3  perce the Phase-margin will increase
	he large Passive components are used by Oc biassing. Set high output esistance of amphibier at Ochias voitage close to Ovolts Large adves of R are used so that input and output impedance levels are sed to accomple in put is a loaded. Date capacitor sed to accomple in put.
	TOTAL 20/20 CF

Figure 20 15 a berdsop voltage - reference,

The finchian is to pue a culput voltage ref

independent of temperature. The function reduced

upon the bad-sap temperature coefficient of Use

2 - 2.5 m V/°C. Inde certain conditions

that Vo = 1.283 v. Har dvoldt = 0

This is a important circuit for Ic design

since it is important and parameters [Performance

since it is important and parameters [Performance

of a circuit does not doubt with such an

parameters.

Fight - PTAT (Impartural to Absolute temp)

The output current is unliably insenting to

power support voitage, and the circult has
a low temperative coefficient.

Stable governor of IC: is expected over

a wide supply outlast range, using a PTATI
as whe man circle relieves in a circult out

help achieve this.

Figural is a low house comos voltage potential divides. The dimensions of the power required house or establish the required brassing voltages for a fet power supplies comes.

(8/8)

For bondsup flerence: - VBE1 = VBE2 + IZR3 (B>>)

Since UBE1 - UBE2 = VT La (I/IZ)

Hen Uo = UBF3+ R2/RBVT (nI/IZ

For dwolds 20, when dubes/dT=(T/T) R21/1/12 Since dube(dT = -2.5 mu%, UT/T= F/Q=1.38 KD/1.6 KD when (R2/R3) In (F/IZ) = 29 and 50 U0=1.283 V. OT Q2((ont)

TCF of PTAT: -Of PTAT temp coefficient of UT conceller with regards temperature well item of Rendor.

= 1833ppm/cc

magnitude of Ugs across each desire

magnitude of Ugs across each desire

our determine the achive area of that

desire: I = \$(145-07)^2, Bo, a haved

coment I, the imalker the Ugs the

(cises the volue of \$1 mee \$= kw/21

the (12/1) needes. Lage Ugs values

or unted by the spap voltate and so

produce can be quite small, ceasing to

small to 1 range. Small (2/1)s

feed to lage (12x1) and last actors area.

Feach device is lare to house divides


who knows as a well-ged, here louse actors

how that have a small- Uge have louse actors

who knows as it is ged, here louse actors

(to the

3) DOT  $ED. = 2\beta ((UC_1 - V - V_1)(V_1 - V) - V_2(U_1 - V)^2)$   $ED. = 2\beta ((UC_2 - V - V_1)(V_1 - V) - V_2(U_1 - V)^2)$   $ED. = 2\beta ((UC_2 - V - V_1)(V_2 - V) - V_2(U_2 - V)^2)$   $ED. = 2\beta ((UC_1 - V - V_1)(V_2 - V) - V_2(U_2 - V)^2)$   $ED. = 2\beta ((UC_1 - V - V_1)(V_2 - V) - V_2(U_2 - V)^2)$   $ED. = 2\beta ((UC_1 - V - V_1)(V_2 - V) - V_2(U_2 - V)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_2 - V_1) - V_2(U_2 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1) - V_2(U_1 - V_1)^2)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1)(V_1 - V_1)$   $ED. = 2\beta ((UC_1 - V_1)(V_1 - V_1)(V_1 - V_1)$   $ED. = 2\beta ((UC_1$ 



Assume standard cascode entire Ux
is reduced in Swas such each Rout
2 Tds. (8m2 rds2). By regulating
Whe cascode node X by loop ampuler
(8m3 rds3) Anen node X becomes a
much better without moval. Ux in
reduced 60 a future Sein term
reduced 60 a future Sein term
mysids3 naceasy Rout

2 rds. forzedsz sonzedsz

assuming equal 800 and rds.

Off. Man adoutage of Colded cascode is that signed path is folded guing a belower between input and output allowing supply 3/3) wontage to be reduced. Colded (ascades 3IB (g) Typical Polled Calcall opano centralia. Encha merty if Como-mode Vecalback usund Connected. Advanage: 1tyn Speed Good Hook moonin Asseduatge: Lower sain Low cour output sons OP-Any - Fine \$6) (902+504) = ID2 (1/11-10) = 5x10 x0.05 = 2.5x102" (M) 8mn = N PRADA => Pa= 120 (W/L)2 = 7.5 K10 NR  $8m\lambda = 3.87 \times 10^{-5} \text{S}$ ,  $A_1 = -154.9$ ,  $A_2 = -8m6/(907+906)$ 

 $8m6 = 2\sqrt{367+506} = D96 (1 m 1 1 p) = 20 \times 10^{5} \times 10^{-1}$   $8m6 = 2\sqrt{36} D96 = 1.6 \times 10^{4} \text{ M}$   $8m6 = 1.13 \times 10^{-4}, \quad A2 = -113.$ 

A TOTAL = A. AZ = 17503 2 86 AB.

(4) a. Borduct: 8m2/2TCc = 4. 1MHz.

### hast Part

To necesse gain and a. Spranish then we as we should be necessed, necessed To necessed Slew rate Is to reduced or ce reduced (either).

Sequence
1/ Increase Is > slewards increase
2/ Increase Ws > naces sour and & police.

OR Inhoduce Rin seres won C fruit

23) Zno is guenby Z2 - 8mb/Ce - wur Rowels Rable.

43) Zno is guenby Z2 - 8mb/Ce - wur Rowels

42 Z=-1(18mc-P)Ce. Improve & by Setting Z2P2=2nd Pile.

(9) Oux Advancer of Contineor-time speed, simplicity, power consumption Accuracy / Linearly, Noise Fyre 6(a) Q= (,[V1-V2] Ico= fc C, [v,-v2) fc= clock beguns \$\frac{1}{2} = -\frac{1}{2}(\left(\te\ti)\reft(\reft(\left(\left(\left(\left(\left(\ti)\)\reft(\reft(\left(\ti)\)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\)\reft(\reft(\ti)\reft(\reft(\ti)\)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti)\reft(\reft(\ti ... No -(-1/2) fc('[n'-ns]  $\frac{V_0}{(V_1-V_2)} = \left[ -\frac{f_c}{J\omega} \frac{C_1}{C_2} \right] \approx \frac{C_2}{C_1 f_c}$ Accuracy determined by Capacitarratio. Figure \$(6)

Dung \$1, Q = (, (Vin) =) IAO =

C(, Vin) Iau= - [fc (3 Vo + Jw (2 Vo) : fc (1V1N = - [fc \$3 VO+ 1 w (2 VO) 114=-[ C3 NO + 7M C5 NO]

Of Cont Recovery

 $\frac{V_0}{V_1N} = \frac{C_1}{C_3} \frac{1}{(1 + \frac{C_2jw}{C_3})}$   $= \frac{C_2}{C_3 + c}$ 

17

A. W. section of LCR probable. acreed horsbarnchen Rules ( Not really required but the bright shudals (souls you CAP MOUCTOR delkenhal shortes. oder no cosco Inductor harshamohair (12/23) le = C12/Cu Capacition Transfernation. where 12s is nomalising during scaling Ereste. Arsung Us=1 Ca/cu = fc(3) general herbandra. Cuz/cu=folk)

QUX5.

table solver of (, Lz ad C3 are normalyear to 1, ad 15 -; 27ths (p= 5ky)

(1=(3= 2.0236/(2+15x103)=6.44x10)= L2=0.994/(275x103)=3.164x10)

For Lemnahun results

auune Cen = CR1 = KR0 = 1/PF

When [C1-(c3 = 6.44PF)

[C12 = 3.164PP]


40

20/20

(+

Qu Z 6

€1-0 oversompled - canoda.



In the E-O modulator, coarse quantistrem at him scripting rate is combined within negative freedback and digital littering to achieve resourced resolution at loss sampling rates. This reduces requirements upon component accuracy. The architecture includes a negative freedback loop producing a coarse entimate inch osculation about the time value of riput, the district little cuserases in is coarse entimated.

The freedback HIO and integrator force the qualistran

eror to house a high brequeury speathum. The (6/6) output at the district biller is down sampled as guess a mutility district representation. All high brequency quatrioteen roise is singly reduced.


Rms noise of Switch = VKT :. DR = Vret = 2N

(6) Assume fc=(/10Rc) for switch is switch settles when to have constants/, unon solving for C guies, 2 = D.R=Vret/VKTx10xRfc=) neact page.

12

CT

15 Cont Algorithmic Correct-mode consider.



### OPERATION

I I'M or the terminal of comporter comporer with I ref (-ue) terminal. If I I'M C I ref, comporting of goes Iow, dighted output = 0 and Anodogue output = I I'M.

If I I'M > I ref, compoutput goes high, dighted output = I, and o but output I I'M - I ref.

And o but output continuents freeds who bodowing bit cert which potents exactly the seme bretten.

The pricess is continued as many times as necessary to achieve the desired resolution.

**8**%-

(1

Ouz (ont)

(15)

R= on registage of switch which from triods region

I=2B(099-07)(Vds)

3-0I/Ovds = 1/Ron = 2B(199-4T)

B=(KW)=1.25x10-6, Vgs=5V

 $3 - : 2^{N} = DR \approx 388 \times 10^{3} \approx 18.56$ 

13