## EE2-02 SOLUTIONS (ANALOGUE ELECTRONICS)

- This question consists of 5 sub-questions. Each item can be answered in a few words or a short paragraph with use of a diagram and/or expression where helpful. Please answer all sub-questions and simplify expressions where possible stating any assumptions made.
  - a) Which of the topologies shown below in Fig. 1.1 would have better performance? Explain why.

$$V_{b} \longrightarrow V_{DD}$$
 $V_{in} \longrightarrow V_{out}$ 
 $V_{in} \longrightarrow V_{out}$ 
 $V_{b} \longrightarrow V_{out}$ 
 $V_{b} \longrightarrow V_{out}$ 
Fig. 1.1(a)
Fig. 1.1(b)

Although both the circuits have the same function [1]

-common source amplifier with active load

(Av=-smx(los 111602) with x= cs amplifies transistor), [1]

in cet. (a) amplifies is named whereas in (b) is

PROS. Assuming device sizes are identical

design (a) would be preferrable. This is


because  $\mu_n > \mu_p$  (approx. x3) and therefore

In (names amp) > 3m (Pross amp): Avalso

higher. [1]

- b) Propose a *circuit topology* (e.g. common source amplifier with resistive load), for each of the following applications, in each case justifying your selection, and sketching the circuit schematic.
  - (i) A pre-amplifier to interface to a capacitive microphone.


[5]



A capacitive marophone would have a very high impedence:[1] can provide no output current so amp with very high Zin[1] headed not to bad. Such an amp. is as empliture (moster also to provide moderate [1] woltage gain.

(ii) A circuit to increase the DC level of a signal by 1V.

[5]



(Imos)[]

(iii) A high frequency amplifier providing relatively high isolation between the input and output. [5]

Vin Res

(or (or amplifier exhibit reng good high the operagitic capacitance as there is no parasitic capacitance between 1/2 and 0/P. Its a tesul does not sittle from the miller effect! I futhware as and can be designed to match a son load (since Zho'/gm).

p2

c) An inverting amplifier must provide a nominal gain of 20 with a gain error of 0.5%. Determine the minimum required op-amp gain.


Gain error = 
$$\frac{1}{10}$$
 (1+80) = 0.5.1.  $\rightarrow h_0 = 4200$ 

d) Determine the closed loop gain of the circuit shown below in Fig. 1.2. Assume  $\lambda = 0$ .

Break the loop:
$$V_{ln} \sim \lim_{M_1} \frac{1}{2} \frac{1$$

e) Derive expressions (by inspection) for the output resistance of the amplifier circuits shown below in Fig. 12(including  $r_0$ ).

[10]



(i) Re ettectuely makes M2 dode connected

:. Row = 2my los (3me 1105) + Los + gre 1105 [1]

[] (soll sone) Los Los &

Cosming 1st term greater the others

= 10T + (1+2m101)(14T/181/145) [11/45]
| 11/454
| 12 = 10T + 2m1(81/11/45/11/45) 10T + 81/12

2. The circuit shown below in Fig. 2.1 is a single-stage fully differential amplifier with corresponding transistor dimensions shown in Table 2.1.




Fig. 2.1

Table 2.1. Transistor sizes

$M_1$	M <sub>2</sub>	M <sub>3</sub>	M <sub>4</sub>	M <sub>5</sub>	M <sub>6</sub>	M <sub>7</sub>
200/0.5	200/0.5	9/0.18	9/0.18	50/1	50/1	50/1

Assume all devices are in saturation and assume  $\lambda \neq 0$ . Use the following expression for the large signal drain current of a MOSFET (in saturation) with corresponding transistor parameters:

$$\begin{split} I_D = & \frac{1}{2} \mu C_{ox} \frac{W}{L} \big( V_{GS} - V_{TH} \big)^2 \\ \mu_n C_{ox} = & 200 \mu \text{A/V}^2 & V_{THN} = 0.4 \text{V} \\ \mu_p C_{ox} = & 100 \mu \text{A/V}^2 & V_{THP} = -0.5 \text{V} & \lambda_P = 0.2 \text{V}^{-1} \end{split}$$

a) Design a voltage reference circuit to generate  $V_{b2}$  from a 1.8V supply such that  $I_{D7} = 2\text{mA}$ . [5]

$$R_{SNS} = \frac{5M}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{5M}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

$$R_{SNS} = \frac{1.8 - 1.03}{1.8 - 1.03} = 385\%$$

## Assuming partect symmetry -> equivalent 1/2 cct approx.[1]

c) Determine an expression for the common-mode voltage gain of the amplifier.

[5]

Short VIM = VINZ and draw equ. cet. for CM gain

3 -3m3 103 105 8 -3m3 103 105

$$cmRR = \frac{126.49}{7.9} = 16.01 [0]$$

$$conRR = \frac{126.49}{7.9} = 16.01 [0]$$

$$conRR = \frac{126.49}{1.9} = 16.01 [0]$$

$$conRR = \frac{$$

e) State the function of transistors  $M_1 - M_2$ ,  $M_3 - M_4$ ,  $M_5 - M_6$ , and  $M_7$  and comment on the specified device sizes.


M, |M2 - differential pair. Large I -> large gm > large [1]

My |M4 - cascade -> minimise W.L -> minimise apachine

M5/M6 | current sources (sints. Large II to generate

M7 | Relatively large 10 for acceptable 165

3. The circuit below in Fig. 3.1 illustrates a cascade of two identical common source stages.



a) Neglecting channel-length modulation and other capacitances, construct the Bode plot of  $V_{out}/V_{in}$  including both the magnitude and phase responses.


Assuming  $\lambda = \emptyset$  and neglecting other capacitances. Regain:  $\frac{VX}{VIII} = -9m_1 RD$ 

Vous = - 9m2 RD

Hu = NIV = (SURD) []

with 2 poles

Pm + Phase marain



b) Annotate your plot with the following: (i) Bandwidth; (ii) Phase margin; (iii) Gain Margin. [5]

c) Derive the transfer function of the circuit, substitute  $s = j\omega$ , and obtain an expression for  $|V_{out}/V_{in}|$ . Determine the -3dB bandwidth of the circuit.

[10]

$$\frac{V_X}{V_{IR}}(S) = -9m(R_B || \frac{\Gamma(1)}{C_L S}) = -9m(\frac{R_B}{R_B C_L S + 1})[i]$$

$$\frac{V_{out}}{VX}(S) = -3m\left(\frac{RD}{RD(S+1)}U\right)$$

$$H(S) = \frac{VX}{Vin}(S) \cdot \frac{Voul}{VX}(S) = \left(\frac{SmRD}{RDQS + 1}\right)^{2} (I)$$

d) Using your answers to parts (b) and (c), design the two-stage amplifier for a total voltage gain of 15 and -3dB bandwidth of 1.8GHz. Assume each stage carries a bias current of 1mA, CL=40fF, and  $\mu_n C_{ox} = 200 \mu A/V^2$ .

[+]

Bias current = IMA (each stage)

~ =40ff

HACOX = 2004A/NZ, A=15, -3/B:1.86HZ

Dc gain: (9mRp)2 = 15 [1]

-328 8W: 0.10243 = 1.86Hz []

Since G=40ff -> RD=1422.622[1]

(9mRb)2=15=> 9m=0.00275= 2TB

[1] VIAF.O = HTV-23V C=

JM=HUCOXIT (NRS-1/14) => IN = AUCOX (NRS-1/14) = 18.5[]

.: RD=1.42KQ CL=40ff VGS-VTH=0.741V NL=18.2