

UNIVERSITY OF LONDON  
IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE

EXAMINATIONS 2004

BSc Honours Degree in Mathematics and Computer Science Part I  
MSci Honours Degree in Mathematics and Computer Science Part I  
for Internal Students of the Imperial College of Science, Technology and Medicine

*This paper is also taken for the relevant examinations for the  
Associateship of the Royal College of Science*

PAPER MC110

ARCHITECTURE

Tuesday 4 May 2004, 14:30

Duration: 90 minutes  
(Reading time 5 minutes)

*Answer THREE questions*

Paper contains 4 questions  
Calculators required

*Section A (Use a separate answer book for this Section)*

- 1a Compare three different types of memory – cache, RAM, and hard disks – in terms of their capacity, speed, and cost per megabyte, giving approximate (order of magnitude) values for these characteristics.
- b
- i) Explain the difference between *aligned* and *unaligned* memory accesses.
  - ii) Briefly describe how an unaligned word can be *written* to main memory.
  - iii) Suppose you have a byte-addressable memory composed of 32-bit words. Using a clearly-labelled diagram, show how many word accesses are needed to write a 128-bit value into memory address 5.
- c The newly announced Clementine computer has an unusual feature that enables it to change endian-ness and integer representations while the computer is running. When the machine starts, it enters little-endian mode with two's complement integer representation and writes the following identification structure into memory location 0C hex:

```
struct {  
    char[4] series = "CLEM";  
    int model = 128;    // 2-byte integer  
} ident;
```

- i) Show the memory layout of the `ident` structure, assuming that characters are represented as single ASCII bytes and that integers are two bytes long. Note that 'A' is decimal 65 in ASCII.
  - ii) As a self-test, the machine then switches to big-endian mode, but does not alter the physical bytes stored in memory. What will the values in the `series` and `model` fields be now?
  - iii) While still in big-endian mode, the machine changes to use one's complement representation. Now what will the values in the `series` and `model` fields be?
- d Another interesting feature of the Clementine is that it has two separate memories: one for instructions and one for data. What additional hardware is required to implement this arrangement, and what are its advantages and disadvantages versus having a single memory for both program and data?

*The four parts carry, respectively, 15%, 30%, 30%, and 25% of the marks.*

- 2a Copy out and complete the entries in the following table. All binary numbers are 8-bit, except for BCD which is 12-bit. If a value cannot be represented, write *overflow* in the cell.

Decimal	Sign and magnitude	One's complement	Two's complement	Signed BCD (12-bit)
-9				
			1000 0000	
		1001 1001		
				1111 0111 0011

- b
- In the two's complement representation, what is the range of numbers that can be expressed using N bits?
  - What is the bit pattern of the highest possible positive two's complement integer in N bits?
  - Describe what happens when you try to add 1 to this number.
- c
- Give the steps of the "fetch-execute" cycle of a computer executing an IFZER instruction on a register, describing in detail the main activities that take place in each step.
- d
- You have been asked to design the architecture for the Bagel rover that is to be sent to Mars next year. Bagel instructions consist of 3 bits of opcode, followed by 4 bits of register, and 17 bits of address.
- What is the maximum number of data registers the machine can address?
  - If the word size is 32 bits, what is the maximum size that memory can be?
  - If the memory is built from 16K x 32-bit chips, how many banks are required?
  - Bagel uses high-order memory interleaving. If a Martian prankster changes the program so that the first bit of the address field is always 1, what effect will that have on the memory that can be accessed?

*The four parts carry, respectively, 20%, 25%, 30%, and 25% of the marks.*

**Section B** (Use a separate answer book for this Section)

3a Translate the following class into **commented** Pentium assembly language code:

```
class MyString {  
  
    int len;  
    char buf[100];  
  
    boolean equals (MyString str, int pos) {  
        int k;  
        for (k=0; k < str.len; k++) {  
            if (str.buf[k] != this.buf[pos+k])  
                return false;  
        }  
        return true;  
    }  
}
```

Your solution **must not** use global variables; it must save and restore registers correctly, however.

You should assume:

- 32-bit addresses, 32-bit ints, 16-bit chars and 8-bit booleans.
- that method results are returned in register EAX.

State any additional assumptions that you make.

- b Show the contents of the stack just before the **for** statement in method `equals` is executed. You should clearly label each value on the stack with its offset from the base pointer register EBP.

*The two parts carry, respectively, 80% and 20% of the marks.*

- 4a Identify 4 differences between a method and an interrupt handler.
- b Describe how an interrupt is handled by the Pentium architecture from the time an I/O controller is ready for a transfer to the time that its interrupt handler is called.
- c Explain why the Pentium CPU pushes the EFLAGS register onto the stack prior to calling an interrupt-handler. Could the saving and restoring of the EFLAGS register be left to the programmer? Give reasons for your answer.
- d Consider a loop that continuously reads characters from a keyboard and outputs them to a printer. Each read character should be output immediately. Where possible reading and printing should proceed in parallel. The I/O ports for the keyboard and printer are defined as follows:

	7	6	5	4	3	2	1	0	Address
Keyboard Control Port					K				200200H
Keyboard Data Port									200201H
Printer Control Port		P							300300H
Printer Data Port									300301H

For the keyboard, setting the K-bit to 1 will initiate a keyboard read-request. Once a character has been read into the Keyboard Data Port, the keyboard I/O controller will set the K-bit to 0 to indicate completion of the transfer.

For the printer, setting the P-bit to 1 will initiate a printer write-request. Once the character in the Printer Data Port has been printed, the printer I/O controller will set the P-bit to 0 to indicate completion of the transfer.

- i) Develop a high-level language version of your read-print loop. Note: you are **not** required to develop an interrupt-driven solution.
- ii) Develop a Pentium assembly language version of your read-print loop.

You can assume that no keyboard transfer is in progress at the start of your loop i.e. bit K=0.

State any additional assumptions that you make.

*The four parts carry, respectively, 20%, 20%, 20%, and 40% of the marks.*