DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2004** 

MSc and EEE PART IV: MEng and ACGI

#### **CURRENT-MODE ANALOGUE SIGNAL PROCESSING**

Wednesday, 12 May 10:00 am

Time allowed: 3:00 hours

There are SIX questions on this paper.

**Answer FOUR questions.** 

All questions carry equal marks

Courected Coby

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s):

E. Drakakis

Second Marker(s): C. Papavassiliou

- 1.
- a. Design a unit delay switched current cell of current gain N, both for positive and negative N. What is the maximum signal frequency on which this cell can operate?

[8]

b. Design a switched current Infinite Impulse Response filter implementing the following transfer function:

$$\frac{i_o}{i_i} = \frac{z-1}{z+1}$$
, at a sampling rate of 1kHz. Specify the clock frequency.

[7]

c. Discuss 3 limitations of switched current cells, and propose solutions that alleviate these limitations. Draw relevant diagrams.

[5]

a. Draw a diagram for the standard 3 op-amp instrumentation amplifier, and describe its operation and advantages over a single op-amp difference amplifier.

[4]

b. Draw a diagram for a current mode instrumentation amplifier. What advantages does it have over the voltage mode instrumentation amplifier?

[4]

c. Describe the current feedback op-amp, and draw a transistor level diagram of a commercial current feedback op-amp. Explain why a current feedback op-amp has a theoretically infinite slew rate.

[6]

- d. Draw circuit diagrams to show if and how a current feedback op-amp can be used to implement:
  - i. An inverting voltage amplifier of gain 10
  - ii. A non inverting voltage amplifier of gain 6
  - iii. A low pass filter with a pole at zero frequency.

[6]

a. Describe the current conveyor. How does a second generation current conveyor differ from a first generation current conveyor? How does a current conveyor differ (a) from a standard op-amp and (b) from a current feedback op-amp? Which common device behaves (approximately) like a current conveyor?

[5]


- b. Using current conveyors draw circuit diagrams for the following functional blocks:
  - i. Voltage amplifier of gain +10
  - ii. Gyrator.
  - iii. Negative impedance converter
  - iv. Full wave precision rectifier
  - i. Voltage low pass filter

[10]


c. Design a floating inductor using only grounded capacitors, resistors and current conveyors. Write an expression for the value of the inductor as a function of the components you use.

[5]

a. Figure 4.1 illustrates the type A translinear gain cell. The currents  $(1\pm Y)I_Y$  and  $(1\pm X)I_X$  correspond to the output and the input currents respectively.  $I_X$  and  $I_Y$  are dc currents whereas Y and X are the output and the input modulation indices respectively.



- i. Show that X = Y and calculate the differential current gain. [2]
- ii. Assuming that all the transistors are matched show that the circuit operation is immune to the value of  $\beta$  (beta). [2]
- b. For the circuit of Figure 4.2,  $I_1$  and  $I_3$  are the input currents whereas  $I_2$  and  $I_4$  are constant bias currents. Derive an expression for the output current  $I_{out}$  stating any assumptions that you make, and hence outline the function of this circuit. Write down an expression for the output current when  $I_1 = \left| \int I_{in} \, dt \right|$  and  $I_3 = \left| \frac{dI_{in}}{dt} \right|$ , given that  $I_{in} = A \sin(\omega t)$ .



c. For the circuit of Figure 4.3,  $I_{X_1}$  and  $I_{X_2}$  are input currents whereas  $I_Z$  is the output current. Express the current  $I_Z$  as a function of the currents  $I_{X_1}$  and  $I_{X_2}$  and the emitter area A. When  $I_{X_1} = I_{X_2} = I$ , determine the value of the emitter area A for which  $I_Z = I$ . [8]




Figure 4.3

a. Figure 5.1 illustrates a general companding circuit.




Figure 5.1

- i. Derive the condition under which the circuit operates as an inputoutput linear integrator. [2]
- ii. If the input signal X is a current of value  $I_{in}$  and the output signal Y is a current  $I_S exp \bigg( \frac{V_C}{V_T} \bigg) = g(V_C)$  determine the function  $f(X) = f(I_{in})$  needed for the circuit to operate as an input-output linear companding integrator. [2]
- b. The transfer function for a second order topology has been decomposed into the following state-space equations:

$$\dot{x}_1 = -\left(\frac{\omega_0}{Q}\right) x_1 - \omega_0 x_2 + \omega_0 U_1$$

$$\dot{x}_2 = \omega_0 x_1 - \omega_0 U_2$$

$$y = x_1$$

where y is the output,  $x_1$  and  $x_2$  are state-variables and  $U_1$  and  $U_2$  are inputs (a dot above a variable denotes time-differentiation).

- i. Show that when the input  $U_2 = 0$  then the output can be used to implement a second order bandpass transfer function. [1]
- ii. Show that when the input  $U_1 = 0$  then the output can be used to implement a second order lowpass transfer function. [1]

iii. Using the exponential mappings  $x_j = I_0 \exp\left(\frac{V_j}{V_T}\right) (j=1,2)$ ,  $U_2 = I_0 \exp\left(\frac{V_{U_2}}{V_T}\right) \text{ and } U_1 = I_S \exp\left(\frac{V_{U_1}}{V_T}\right) \text{ show that the above linear state-space equations can be transformed into non-linear log-domain design equations.}$  ( $I_S$  denotes the reverse saturation current of a bipolar junction transistor) [6] iv. Sketch a transistor-level implementation of a log-domain topology which realises these design equations. [8]

- 6.
- a. The following state-space describes the dynamics of a lossy integrator:

$$\dot{x}_1 = -\omega_0 x_1 + \omega_0 U$$
$$y = x_1$$

where y is the output, x is the state-variable and U is the input (a dot above a variable denotes time-differentiation)

i. Using the exponential mappings  $x_1 = I_1 \exp\left(\frac{V_1}{V_T}\right)$  and

$$U = I_U \exp\left(\frac{V_U}{V_T}\right) \text{show}$$

that the above linear state-space equations can be transformed into non-linear log-domain design equations. [1]

ii. From these design equations sketch a transistor-level implementation of a log-domain topology when


$$I_{\scriptscriptstyle 1} = I_{\scriptscriptstyle 0}$$
 and  $I_{\scriptscriptstyle U} = I_{\scriptscriptstyle S}$ , and when [3]

$$I_1 = I_U = I_0$$
 . [3]


 $(I_{\rm S}$  denotes the reverse saturation current of a bipolar junction transistor)

- b. State the relation which must be satisfied by two N-port networks, if these two networks are to be considered adjoint networks. Exploiting this relation derive the adjoint network of a resistor, a nullor and an open-loop "ideal" voltage amplifier
   [4]
- c. Figure 6.1 illustrates a voltage-mode Sallen-Key biquad implemented by means of voltage amplifiers. Derive its current-mode equivalent.

[2]



- d. You are asked to implement a V-I converter. What kind of amplifier would you choose to use if :
  - i. high-gain ideal amplifiers of any of the four kinds were available to you.[1]
  - ii. only practical amplifiers were available to you. [1]
  - iii. if high-performance current-followers and voltage-followers were available to you. [1]
- e. Figure 6.2 illustrates a practical current-conveyor.



- i. Draw an elementary current-conveyor and compare its properties with those of Figure 6.2. [2]
- ii. Suggest and draw a new current-conveyor of reduced offset.

  What are the new topology trade-offs with respect to the current-conveyor of Figure 6.2?

  [2]

Design a unit delay switched current cell of current gain N, both for positive (a) and negative N. What is the maximum signal frequency on which this cell can operate?

[5]

Design a switched current Infinite Impulse Response filter implementing the (b) following transfer function:

$$\frac{i_o}{i_i} = \frac{z-1}{z+1}$$
, at a sampling rate of 1kHz. Specify the clock frequency.

[10]


Discuss 3 limitations of switched current cells, and propose solutions that (c) alleviate these limitations. Draw relevant diagrams.

[4]

#### Answer 1.a Bookwork+ interpretation

A SI cell implements half a unit delay, i.e. half a period delay at the clock rate:  $i_{ij}/i_{ij} = -z^{-1/2}$ .

If the gain of the delay element is negative it can be implemented with one cell, and half the switching frequency. If the gain of the delay element is positive two cells need to be cascaded for a unit delay.




The sampling theorem applies in a SI circuit, so maximum signal frequency is fclock/2, in both cases. In practice signals are restricted to  $f_{clock}/10$ . The current gain is  $M_1$  for the inverting delay, and  $M_1M_2$  for the non inverting.

## [5]

## **Answer 1.b Computed example**

$$\frac{i_o}{i_i} = \frac{z-1}{z+1} \Longrightarrow i_o(z+1) = i_i(z-1) \Longrightarrow i_o = -z^{-1}i_o + i_i - z^{-1}i_i$$


this has the flow graph:



Each delay element is a single SI cell, and the unit undelayed path can be a current mirror

#### **Answer 1.c Bookwork**

• Finite drain conductance leads to gain error. Cascoded cell alleviates this:




• Charge injection to the gate. Gain error and harmonic distortion. Dummy switches alleviate this:


Simple switch

Dummy switch compensation





• Signal swing: Can be improved by duplicating the circuit in the opposite gender (class AB):



- 2.
- (a) Draw a diagram for the standard 3 op-amp instrumentation amplifier, and describe its operation and advantages over a single op-amp difference amplifier.

[4]

(b) Draw a diagram for a current mode instrumentation amplifier. What advantages does it have over the voltage mode instrumentation amplifier?

[4]

(c) Describe the current feedback op-amp, and draw a transistor level diagram of a commercial current feedback op-amp. Explain why a current feedback op-amp has a theoretically infinite slew rate.

[6]


- (d) Draw circuit diagrams to show how if, and how, a current feedback op-amp can be used to implement:
  - i. An inverting voltage amplifier of gain 10
  - ii. A non inverting voltage amplifier of gain 6
  - iii. A low pass filter with a pole at zero frequency.

[6]

#### **Answer 2.a Bookwork**

3 op-amp instrumentation amplifier:


1st stage has differential gain >1, and common mode gain approx. 1. This configuration has high CMRR, subject to the close matching of resistors, e.g as indicated.



[4]


#### **Answer 2.b Bookwork**

Can obviate the need for most resistors by using the supply sensing technique. This is still a difference amplifier, with differential gain equal to the ratio of the resistors. Needs good matching of the opamps and mirrors, has inferior CMRR.



[4]

A commercial CFOA:




The input voltage follower has a transconductance function:

$$g_m \propto \sinh(v_{in})$$
 and hence an infinite theoretical slew rate, since  $\lim_{v \to \infty} i = \infty, \frac{dV}{dt} \propto \frac{i}{C_o}$  [6]

#### **Answer 2.c Bookwork**

A CFOA is a differential transimpedance amplifier with a unity voltage buffer at the non-inverting input.



## **Answer 2.d Computed example**

The inverting and non-inverting amplifiers are designed exactly as with voltage feedback op-amps (resistor ratios 10 and 5 respectively). The ideal integrator is impossible because a pure capacitive feedback will render the circuit unstable.

[6]

(a) Describe the current conveyor. How does a second generation current conveyor differ from a first generation current conveyor? How does a current conveyor differ from a standard op-amp? From a current feedback op-amp? Which common device behaves (approximately) like a current conveyor?

[5]

- (b) Using current conveyors draw circuit diagrams for the following functional blocks:
  - i. Voltage amplifier of gain +10
  - ii. Gyrator.
  - iii. Negative impedance converter
  - iv. Full wave precision rectifier
  - i. Voltage low pass filter

[10]

(c) Design a floating inductor using only grounded capacitors, resistors and current conveyors. Write an expression for the value of the inductor as a function of the components you use.

[5]

#### **Answer 3.a Bookwork**

A current conveyor has the transfer function

$$\begin{bmatrix} V_{\mathbf{v}} \\ i_{\mathbf{v}} \\ i_{\mathbf{v}} \end{bmatrix} = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 0 \\ \pm 1 & 0 & 0 \end{bmatrix} \begin{bmatrix} i_{\mathbf{v}} \\ V_{\mathbf{v}} \\ V_{\mathbf{v}} \end{bmatrix}$$
 the first generation conveyor has a finite current into the

voltage (y) terminal. The current conveyor and opamp comparison:

	+in	-in	Out
CC	V	I	1
OA	V	V	V
CFOA	V		V




A BJT approximates a Current Conveyor.


[5]

# **Answer 3.b Bookwork**

i. Voltage amplifier of gain +10




ii. Gyrator.



$$Z_{in} = \frac{R_{\rm l}R_2}{Z_2}$$

iii. Negative impedance converter




[2]

[2]


[2]

# iv. Full wave precision rectifier




[2]

# v. Voltage low pass filter



# **Answer 3.c Computed example**



where  $A = R_1 R_2$  using the gyrator in 3biii. Then  $L = \frac{A}{C}$ 

[5]

[2]

(a) i) Applying TLP & neglecting beta-errors: 
$$(1+x) I_{x} (1-y) J_{y} = (1+y) I_{y} (1-x) I_{x} \Rightarrow$$

Differential gouin: 
$$\frac{(1+y) \Gamma_{y} - (1-y) \Gamma_{y}}{(1+x) \Gamma_{x} - (1-x) \Gamma_{x}} = \frac{2 \chi \gamma_{y}}{2 \chi \Gamma_{x}} = >$$
But  $\gamma = \chi$ 

$$\Rightarrow$$
 Differential pain =  $\frac{Jy}{I_X}$ 

(ii) Assuming that all transistors are matched 
$$\xi$$
 letting  $\delta = \frac{1}{8}$  or  $\frac{1}{8+1}$  =>

base current of 
$$Q_1 \simeq \delta(1+x)I_x$$
 $-u - u - u - Q_4 \simeq \delta(1+y)I_y$ 
 $-u - u - u - Q_3 \simeq \delta(1-y)I_y$ 
 $-u - u - u - Q_2 \simeq \delta(1-x)I_x$ 

$$I_{C_{1}} = (1+x)I_{x}(1-\delta) - \int (1+y)I_{y}$$

$$I_{B4} = (1-x)I_{x}(1-\delta) - \int (1-y)I_{y}$$

$$I_{B_{3}}$$

$$= Applying TLP = \sum_{B_{3}}$$

=> 
$$I_{c_1} I_{c_3} = I_{c_2} I_{c_4} => [(1+x)I_{x}(1-5)-5(1+y)I_{y}] (1-y)I_{y} =$$

Question-4/1 = 
$$[(1-x)I_x(1-5)-5(2-y)I_y]$$
 (1+y) Iy

The relation is satisfied for Y= X despite Zz
the inclusion of the beta errors %!

$$I^{2} \frac{I_{4}}{2} \left(\frac{I_{out}}{3}\right)^{2} = I^{2} \frac{I_{3}}{4} I_{4}^{2} \Rightarrow$$

$$\left(\frac{\Gamma_{\text{out}}}{3}\right)^{2} = \frac{\left(\frac{\Gamma_{3}}{4}\right)}{\left(\frac{\Gamma_{1}}{2}\right)} \quad \Gamma_{4}^{2} = 7$$

$$\left(\frac{I_{out}}{3}\right)^{2} = \frac{1}{2} \left(\frac{I_{3}}{I_{2}}\right) I_{4}^{2} \Rightarrow$$

$$\int_{-\infty}^{\infty} \int_{-\infty}^{\infty} \int_{-\infty}^{\infty$$

$$\frac{d\cos(\omega t)}{dt} = -\omega \sin(\omega t) \Rightarrow -\frac{\cos(\omega t)}{\omega} = \int \sin(\omega t) dt = 0$$

where 
$$I_{in} = A \sin(wt) \Rightarrow \int \int \sin dt = \int A \sin(wt) dt = -\frac{A}{w} \cos(wt)$$

Sicheron 1/2

$$\left| \int_{-\infty}^{\infty} I_{in} \, dt \right| = \frac{A}{w} \left| \cos(wt) \right| = I_1$$


$$\left| \frac{dI_{in}}{dt} \right| = Aw \left| \cos(wt) \right| = I_3$$

$$\frac{I_3}{I_1} = \frac{A w \left| \cos \left( w t \right) \right|}{\frac{A}{w} \left| \cos \left( w t \right) \right|} = w^2 \Rightarrow$$

$$lout = \frac{3}{\sqrt{2}} w I_4 \quad when \quad \frac{I_3}{I_1} = w^2 \Rightarrow$$

Applying TLP:

$$\frac{I_{X_{1}}}{2} \frac{I_{X_{1}}}{2} \frac{I_{X_{1}}}{2} I_{o} = I_{o} I_{Z_{1}} (I_{Z_{1}} + I_{Z_{2}})^{2} 
= I_{X_{2}} I_{X_{2}} I_{X_{2}} I_{o} = I_{o} I_{Z_{2}} (I_{Z_{1}} + I_{Z_{2}})^{2}$$



$$\frac{J_{X_1}}{2} + \frac{J_{X_2}}{2} \int_{\overline{J}_0}^{3} J_0 = I_0 \left( I_{Z_1} + I_{Z_2} \right)^2 \frac{I_{Z_1} + I_{Z_2}}{A}$$
But from KCL at  $M \Rightarrow I_{Z_1} + I_{Z_2} = I_Z$ 

$$= \frac{\int_{Z_{3}}^{3}}{A} = \frac{\int_{X_{4}}^{3} + \int_{X_{2}}^{3}}{2^{3}} = \frac{\int_{Z_{3}}^{3} + \int_{X_{2}}^{3}}{2^{3}} = \frac{\int_{Z_{4}}^{3} + \int_{X_{2}}^{3}}{2^{3}} = \frac{\int_{Z_{4}}^{3}}{2^{3}} =$$

When 
$$\int_{X_1} = \int_{X_2} = \int \longrightarrow$$



$$I_{Z} = \frac{A^{1/3}}{2} 2^{1/3} I$$

$$I_{Z} = I \Rightarrow \frac{A^{1/3} 2^{1/3}}{2} = 1 \Rightarrow A^{1/3} = 2^{1/3} \Rightarrow A^{1/3} =$$

$$J_c = f(x) = c \frac{dV_c}{dt}$$

1 require 
$$\frac{dY}{dt} = KX$$
 (  $\Rightarrow$   $Y = K \int X dt = >$  input-output linear integration)

But 
$$\frac{dy}{dt} = \frac{dg(v_c)}{dv_c} \frac{dv_c}{dt} = \frac{dg(v_c)}{dv_c} \frac{f_c}{c} = \frac{dg(v_c)}{dv_c} \frac{f(x)}{c} =$$

$$\frac{\int_C}{C} = \frac{dg(V_C)}{dV_C} \frac{f(x)}{C}$$

ii) 
$$Y = Iout = Is exp(\frac{V_c}{V_T}) = g(V_c)$$

$$\frac{dY}{dV_c} = \frac{dg(V_c)}{dV_c} = \frac{1s \exp(V_c/V_T)}{V_T} = \frac{1 \text{ out}}{V_T}$$

from the general coudition for input-output linear

integration ne require

$$\frac{AY}{dV_c} = \frac{F(x)}{c} = KX = 7$$

$$f(x) = \frac{kc}{\sqrt{c}} \times = \frac{kc}{\sqrt{c}} \times = \frac{\sqrt{f_0}}{\sqrt{c}} = \sqrt{f_0}$$

$$f(x) = \frac{\sqrt{f_0}}{\sqrt{c}} \times = \sqrt{f_0} \times = \sqrt{f_0}$$

$$f(x) = \frac{\sqrt{f_0}}{\sqrt{c}} \times = \sqrt{f_0} \times = \sqrt{f_0}$$

$$f(x) = \frac{\sqrt{f_0}}{\sqrt{c}} \times = \sqrt{f_0} \times = \sqrt{f_0}$$

$$f(x) = \frac{\sqrt{f_0}}{\sqrt{c}} \times = \sqrt{f_0}$$

$$=\frac{\sqrt{\frac{\text{cly}}{\text{olvc}}}}$$

$$\frac{x_{0}}{x_{1}} + \left(\frac{u_{0}}{G}\right) \times_{1} + w_{0} \times_{2} = w_{0} V_{1}$$

$$-w_{0} \times_{1} + \stackrel{?}{\times_{2}} = -w_{0} V_{2}$$

$$y = X_{1}$$

i) 
$$V_{2} = 0 \Rightarrow \left(S + \frac{w_{o}}{Q}\right) X_{1}(s) + w_{o} X_{2}(s) = w_{o} V_{1}(s)$$

$$-w_{o} X_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{s}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s) = 0$$

$$= \bigvee_{s \neq w_{o}} V_{1}(s) + S X_{2}(s)$$

$$\frac{X_1(s)}{2I_1(s)} = \frac{V(s)}{V_1(s)} = \frac{w_0 s V_1(s)}{s^2 + (\frac{w_0}{G}) s + w_0^2}$$

$$\frac{\sqrt[4]{s}}{\sqrt[4]{s}} = \frac{w_0^2}{s^2 + (\frac{w_0}{Q})s + w_0^2} \leftarrow \text{Lowpass Tr} \quad \textcircled{3}$$

and a second second

$$x_{1} = I_{0} e^{\frac{V_{1}}{V_{T}}} \Rightarrow x_{1} = \frac{v_{1}}{v_{T}} \times_{1}$$

$$x_{2} = I_{0} e^{\frac{V_{2}}{V_{T}}} \Rightarrow x_{2} = \frac{v_{2}}{v_{T}} \times_{2}$$

$$\frac{\frac{V_1}{V_1}}{\frac{V_2}{V_1}} \times_{1} + \frac{\left(\frac{W_0}{Q}\right)}{Q} \times_{1} + W_0 \times_{2} = W_0 \quad \text{Is e} \quad \frac{\frac{V_{U_1}}{V_1}}{\frac{V_1}{V_1}}$$

$$\frac{\frac{V_2}{V_1}}{V_1} \times_{2} - W_0 \times_{1} = -W_0 \quad \text{fo e} \quad \frac{V_{U_2}}{V_1}$$

$$CV_{1} + \frac{I_{0}}{Q} + I_{0} e \frac{V_{2} - V_{1}}{V_{T}} = I_{S} e$$


$$V_{2} - V_{2} \qquad V_{1} - V_{2}$$

$$CV_{2} + I_{0} e \frac{V_{2} - V_{2}}{V_{T}} = I_{0} e$$

Log-domain (Non-linear)



$$\langle v \rangle$$



$$V_{x} = V_{T} \ln \left( \frac{V_{2}}{J_{s}} \right)$$

$$V_{x} - V_{T} \ln \left( \frac{J_{s}}{J_{s}} \right) = V_{T} \ln \left( \frac{V_{2}}{J_{D}} \right) = V_{U_{2}} = V_{U_{2}}$$

$$V_{2} = J_{0} e^{V_{T}}$$

# Question 6

(a) (i) 
$$\dot{x_1} + w_0 x_1 = w_0 V$$
 |  $\dot{x_1} = J_1 e^{V_1} V_T$  =>  $\dot{x_1} = x_1 \frac{\dot{y_1}}{V_T} \frac{1}{y_1} = y_1$  |  $\dot{y} = x_1$  |  $\dot{y} = x_$ 

$$cv_1 + (ev_Tw_b) = (cv_Tw_b) \frac{I_V}{I_1} e^{\frac{V_U - V_1}{V_T}}$$


$$\times = I_1 e^{\frac{V_1/V_T}{V_1}}$$

$$\begin{cases} cv_1 + I_0 = \frac{I_0I_V}{V_T} = V_U - V_I \\ v_1 + V_0 = \frac{I_0I_V}{V_T} = V_U - V_I \\ v_2 + V_1 + V_2 = V_1 + V_2 \\ v_3 = V_1 + V_2 + V_3 \end{cases}$$

$$I_{1} = I_{0} = I_{0$$

$$y = I_0 = \int_0^{\frac{V_0 - V_1}{V_T}} dt$$

$$y = I_0 e^{\frac{V_0 - V_1}{V_T}}$$



Two N-port networks A&B are adjoint

$$\sum_{n=1}^{N} \left( V_{A_n} \Gamma_{B_n} - V_{B_n} \Gamma_{A_n} \right) = 0$$

with VAn denoting the voltage of the n-th port of network A, etc...

-Resistor, 
$$V_A = R_A I_A$$
, one port
$$V_A I_B - V_B I_A = 0 \implies \frac{V_B}{I_B} = \frac{V_A}{I_A} I_A \implies$$
But  $\frac{V_A}{I_A} = R_A I_A$ 

resistor is a resistor of the same value

$$V_A = [V_{A_1} V_{A_2}] = [O \times]$$
 $V_A = [I_{A_1} I_{A_2}] = [O \times]$ 
 $I_A = [I_{A_1} I_{A_2}] = [O \times]$ 

$$V_A = [V_{A_1} V_{A_2}] = [0 \times]$$

$$J_A = [I_{A_1} I_{A_2}] = [0 \times]$$

Hence I want: VAI [B\_1-VB\_1 IA] + VAL IB2-VB2 IA/2=0

house

when 
$$V_B = [V_{B1} V_{B2}] = [\times 0]$$

ourd [B = [IB, IB2] = [x 0.]

the relation is satisfied

Thus the adjoint of a nullor is another nullor with its input & output ports interchanged.

- Volhage Amphibiar

VA = [VA, VA2] = [Vin AVin]

1A = [:As [A2] = [0 x ]

> Hence VAILBI-VBI IN1 + VAZIBZ-VBZ IAZ =0

port2 our when  $V_B = [V_{B_1} \ V_{B_2}] = [\times \circ]$ 

IB = [IB1 IB2] = [-Asin sin]

then the velocition is satisfied. Thus ordjoint of our ideal vollage aughtier is a current ourphiser with input & output puts

WARRANT ST. B. I Com

Sout Complifier 22

Sout Fin Sin 22

France Property 22

Sout France Property 22

South France P

(d) if when high-foris "ideal aughthers" are awailable,
if docen't matter what kind of amplifier you use 1

(i) If practical aughthers are awailable then for a V-I


converter we should use a VCCS become with this converter we should use a VCCS become with this choice the closed-loop bound midth becomes independent of the same & load resistance. The price pould in 10 of the same is that the V-I converter bound width country be rest independently of its join (gain-boundwidth conflict) then high-performance CFE & VFE are available they we should choose any other amplifier (ccvs)

or should choose any other amplifier (ccvs)

ov the surplifier for if we choose over them resistance amplifier (ccvs)

ov the self-loop boundwidth of the converter then the closed loop boundwidth of the converter then the closed loop boundwidth for the converter come be set independently from the closed-loop goin.

e) ii




Input offset wollage > VX-Vy = VBEI-VBEI = O < input voltage offset for the protetical

Rx = Veg 11 Vez ~ Rx of the practical cc

Input current offset => Iy = DIB = IB - IB' > input current offset AIB for B for the procedured CC

ii) Reduced offset voltage can be achieved by including the diodes (diode-connected BIT devices)



1/2-Vx = 0 become from Y to X terrainal we "meet" two
1-type x two p-type base-emitter junctions => matching. Honever Rx =
1-type x two p-type base-emitter junctions => matching. Honever Rx =
1-type x two p-type base-emitter junctions
= (vertical) // (vertical) > Ver // vers = Rx for the practical Current Consequence
= (vertical) // (vertical) > Ver // vers = Rx for the practical Current Consequence
= (vertical) // (vertical) > Ver // vers = Rx for the practical Current Consequence
= (vertical) // (vertical) > Ver // vers = Rx for the practical Current Consequence
= (vertical) // (vertical) > Ver // vers = Rx for the practical Current Consequence
= (vertical) // (vertical) > Ver // vers = Rx for the practical Current Consequence
= (vertical) // (vertical) > Ver // vers = Rx for the practical Current Consequence
= (vertical) // (vertical) > Ver // vers = Rx for the practical Current Consequence
= (vertical) // (vertical) > Ver // (ve