UNIVERSITY OF LONDON IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE

EXAMINATIONS 1999

BEng Honours Degree in Computing Part I

MEng Honours Degrees in Computing Part I

for Internal Students of the Imperial College of Science, Technology and Medicine

This paper is also taken for the relevant examinations for the Associateship of the City and Guilds of London Institute

PAPER 1.6


HARDWARE Tuesday, May 4th 1999, 4.00 – 5.30

Answer THREE questions

For admin. only: paper contains 4 questions

1. Multiplexors

a. Use AND, OR and INVERTOR gates to design a two input multiplexor labelled as shown in the block diagram below, with the functionality described by the table.



- b. Draw the complete truth table for the circuit of part a.
- c. Using three multiplexors of the type defined in part a, design a four input multiplexor with four data inputs a,b,c,d and two control inputs C0 and C1 with the functionality defined in the following table:

C 1	C0	Out
0	0	a
0	1	b
1	0	С
1	1	d

d. Briefly describe how some four-to-one multiplexors, as defined in part c, could be used to build a shifter for a simple 8 bit central processor. The functionality of the shifter is as defined by the table below.

C 1	C0	Action
0	0	No Shift
0	1	Shift right with carry
1	0	Shift left (arithmetic) (bn <- bn-1, b0 <- 0)
1	1	Rotate right (bn-1 <- bn, b7 <- b0)

e. Show how one multiplexor, as defined in part a, could be connected up to act as an invertor gate.

The five parts carry, respectively, 20%, 15%, 15%, 30%, 20% of the marks.

2. Sequential Circuit Design

A counter is to work in two modes determined by a single bit input as follows: When the input is 1 the counter outputs 0, 3, 0, 3, 0, 3, etc.

When the input is 0 the counter outputs 0, 2, 1, 3, 0, 2, 1, 3, 0, etc.

- a. Draw the transition diagram of a finite state machine that corresponds to the specification.
- b. Compile a state transition table in the following format for an implementation of this circuit using two flip flops:

Input	Present State	Next State	Q1	Q0	D1	D0
0	0	2				
0						
0						
0		-	,			
1						
1						
1						
1						

- c. Draw Karnaugh maps for D0 and D1, determine the minimum form of the equations for D0 and D1.
- d. Draw the complete circuit diagram for the counter.

turn over

3. Binary Coded Decimal Arithmetic

Binary coded decimal digits are commonly used in calculators. Four bits are used to define a digit in the following manner:

Digit	b3	b2	b1	b0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

The rest of the bit combinations (1010, 1011, 1100, 1101, 1110, 1111) are not used and are invalid BCD digit combinations.

A circuit for adding BCD digits with carry is to be designed.


- a. Draw a Karnaugh map of a circuit which has four inputs (b3,b2,b1,b0) and one output which is 1 if the four bit number input is not a valid BCD digit. Write down the Boolean equation of the minimum form of the circuit.
- b. Suppose a full adder is used to add two BCD digits as if they were four bit binary numbers. The output can be divided into three separate cases:
 - (i) The result is a valid BCD digit, and the carry from the full adder is 0.
 - (ii) The result is a valid BCD digit and the carry from the full adder is 1.
 - (iii)The result is not a valid BCD digit.

For each of the three cases give one example of a pair of BCD digits that will produce the result.

- c. For the third case defined in part b, suggest how the output could be corrected by subtracting a four bit binary number from the result.
- d. For the second case defined in part b, suggest how the output could be corrected by adding a four bit binary number to the result.
- e. Draw the complete BCD adder using two four bit binary adders, the circuit you designed in part a, and any other gates you require. You can assume that only valid BCD digits are used as input. (Hint: Consider making the correction needed in part c by adding (rather than subtracting) the twos complement of a four bit number)

The five parts carry, respectively, 15%, 15%, 10%, 10%, 50% of the marks.

- 4. Flip-Flops
- a. The Set-Reset (R-S) flip flop
 - (i) Draw the circuit of a Set-Reset flip-flop using two NAND gates.
 - (ii) If the input to your circuit of part a(i) changes from (1,0) to (1,1) explain what will happen to the output.
 - (iii) If the input to your circuit of part a(i) changes from (0,0) to (1,1) explain what will happen to the output.
- b. The D-Type latch and flip-flop
 - (ii) Design a D-type latch using the Set-Reset flip flop of part a(i), two AND gates and an invertor.
 - (ii) Design a master slave D-type flip flop using two of the D type latches that you designed in part b(i) and one invertor.
- c. The J-K flip flop, commonly used in hardware design, is a circuit with two inputs labelled J and K, and complementary Q and Q' outputs. It is defined by the following finite state machine, where the inputs are shown as tuples (J,K).



Design a circuit for the J-K flip flop using one D-Type flip flop and whatever other gates you require.

The three parts carry, respectively, 35%, 30%, 35% of the marks.

End of paper