Paper Number(s):

E4.16 AM3

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2001

MSc and EEE PART IV: M.Eng. and ACGI

CURRENT-MODE ANALOGUE SIGNAL PROCESSING

Tuesday, 22 May 10:00 am

There are SIX questions on this paper.

Answer FOUR questions.

Time allowed: 3:00 hours.

Examiners: Toumazou, C. and Burdett, A.J.

Corrected Copy

Special instructions for invigilators:	None
Information for candidates	None

- 1. The circuit shown in *Figure 1* is a typical architecture for a current-feedback opamp.
- a) Very briefly explain the operation of the circuit and comment upon why the slew rate of such an op-amp architecture can potentially be greater than $1000~V/~\mu~s$. With the aid of a macro-model, explain the theoretical concept of current-feedback and how it results in constant bandwidth amplification.

(13 marks)

b) Explain why the gain-bandwidth product of the amplifier remains almost constant for high values of voltage gain. What is the function of diodes $D_I - D_4$ in the circuit?

(8 marks)

c) Finally, connect the op-amp as a closed-loop non-inverting voltage amplifier and design the amplifier to have a voltage gain of 10 at a fixed bandwidth of approximately 10 MHz.

(4 marks)




Figure 1

- 2. The circuit of Figure 2 is a precision switched-current integrator.
- a) Derive an expression for the time constant of the integrator. Assume the integrator is driven by non-overlapping clocks and that the switches are ideal.

(10 marks)

b) Give two sources of current transmission error in the switched current memory cell, and suggest suitable circuit techniques which will reduce these errors.

(2 marks)

c) The current-conveyor is an alternative building block to the operational amplifier for current-mode applications. Sketch a typical circuit for the current-conveyor based upon the use of the power supply leads of the operational amplifier. Connect the current-conveyor as a current-follower and explain why the architecture of amplifier has a very high bandwidth potential.

(10 marks)

d) Finally, draw circuits for a current-mode integrator and differentiator using the current-conveyor.

(3 marks)




Figure 2

3. a) The circuit of Figure 3(a) is an instrumentation amplifier. Analyse the circuit to show that the differential voltage gain AVD = N(2M + 1) given that R1 = R3 = R7 = R, R2 = R4 = NR and R5 = R6 = MR. Find the worst case common-mode rejection ratio (CMRR) of the circuit when resistors with $\pm 1\%$ tolerance are used.

(15 marks)

b) Finally, briefly explain the operation of the circuit in Figure 3(b), and discuss advantages and disadvantages compared with traditional approaches that realise the same function.

(10 marks)




Figure 3 (a)




Figure 3 (b)

4. a) Derive the bipolar translinear principle with reference to a loop containing 2m base emitter junctions. State all the assumptions that you make, and list the conditions which must be satisfied in order for this principle to be valid.

(4 marks)

b) In addition, write down the MOS translinear principle for a loop of V_{GS} junctions. Give three disadvantages of the MOS translinear principle compared to the bipolar version.

(3 marks)

- c) Figure 4a shows a circuit containing a six transistor translinear loop.
 - i) Prove that this circuit implements a product/division function $I_{out} = \frac{I_X I_Y}{I_M}$.
 - ii) What is the condition that the current source I_o should comply with for the circuit to operate properly?
 - Show with the aid of a diagram how this circuit can be modified to implement the function $I_{out} = \frac{3}{2} \frac{I_X I_Y I_Z}{I_Y I_Y}$ with I_Z and I_N two additional currents.

(8 marks)

- d) Figure 4b shows a circuit comprised of one translinear loop; I_1 and I_3 are input currents whereas I_2 and I_4 are constant bias currents. Derive an expression for the output current I_{out} stating any assumptions that you make. What is the function of the circuit? What is the minimum value that should be selected for I_2 so that the circuit operates properly? Write down an expression for the output current:
 - i) when $I_1 = \left| \frac{dI_{in}}{dt} \right|$ and $I_3 = \left| \int I_{in} dt \right|$ and
 - ii) when $I_3 = \left| \frac{dI_{in}}{dt} \right|$ and $I_1 = \left| \int I_{in} dt \right|$.

In both cases $I_{in}(t) = A \sin(\omega t)$.

(10 marks)




Figure 4(a)




Figure 4(b)

5. a) Figure 5 shows the general block diagram of a current-mode integrator where f() and g() represent non-linear functions. Derive an expression for the required relationship between f() and g() when the circuit of Figure 5 operates as an input-output linear integrator, stating any assumptions that you make. Provided that the function g() in Figure 5 is defined by $I_{out} = g(V_C) = \beta (V_C - V_{TH})^2$ (with β being a constant of appropriate dimensions), derive an expression for the function f() to implement an input-output linear integrator.

(6 marks)




Figure 5

b) You are required to implement an oscillator with the following transfer function:

 $T(s) = \frac{\omega_0^2}{s^2 + \omega_0^2}$. This transfer function can be decomposed into the following set of

state-space equations:

$$\dot{x}_{1} = -\omega_{0} x_{1} + \omega_{0} x_{2}$$

$$\dot{x}_{2} = -2 \omega_{0} x_{1} + \omega_{0} x_{2} + \omega_{0} U$$

$$y = x_{1}$$

U is an input which is tuned to initially start an oscillation, y is the output, whereas x_1, x_2 denote the state variables (a dot above a variable denotes time-differentiation). Using the exponential mappings $x_j = I_0 \exp(V_j/V_T)$ (j = 1,2), $U = I_S \exp(V_u/V_T)$ show that the above linear state-equations can be transformed into non-linear log-domain design equations.

<u>(8 marks)</u>

c) From these design equations and exploiting the known properties of the E+ and E- cells, sketch a transistor level implementation of the desired log-domain oscillator. Assuming that all capacitors are equal to 10pF determine d.c. bias values to produce an oscillation frequency equal to $\omega_0 = 2\pi (20 \times 10^6) rad/s (V_T \cong 26mV)$.

(11 marks)

6. a) State the relationship which must be satisfied by two N-port networks, if these two networks are to be considered adjoint networks. Exploiting this relation derive the adjoint network of: (i) a resistor, (ii) a nullor and (iii) an open-loop 'ideal' voltage amplifier.

(6 marks)

- b) You are required to implement the closed-loop *I-I* converter shown in *Figure 6a* by means of one of the four 'ideal' amplifiers.
 - i) State the four 'ideal amplifiers', their open-loop gain function and their ideal input and output impedances.
 - ii) Provided that the source and load impedances in *Figure 6a* are unknown, which of the four 'ideal amplifiers' you would choose in order to implement the block A? Justify your reasoning.
 - iii) Assuming that each of the 'ideal amplifiers' has ideal input and output impedance levels but finite open-loop gain and bandwidth, derive an expression for the frequency-dependent closed-loop gain of the configuration you have selected.
 - iv) Comment on both the advantage and the disadvantage of the configuration you have selected.

(8 marks)

- c) Figure 6b shows the architecture of a simple current-follower where the symbols CM represent current mirrors with an arrow marking the input side.
 - i) Derive expressions for the d.c. input offset voltage and the small-signal input resistance at node X.
 - ii) Explain with the aid of a diagram how the circuit of *Figure 6b* can be modified to reduce the d.c. offset using additional diodes; comment on both the advantages and the disadvantages of this technique.
 - iii) Explain with the aid of a diagram how the circuit of *Figure 6b* can be modified to reduce the d.c. offset without increasing the input resistance.

(11 marks)







Figure 6(a)

Figure 6(b)

4th Curer-nope - 2001 E416 BOTTOGA In two sections - each numbered ant of I Transvibr Q1-Q4-quary-class AB up Stage - volt ge Collover, Curet money Qq-Q12, Q5-Qe some outper bullo Circle and horske to high injeduce Node 2 crating hugh spaning these . Output poller O.S. O.10 everies me reduce for integrate bestived is produced rems. Highwa to ine -ue upt termed use a kelbouch resurbor R. The dominant pole of the inpulse is determed by he congression Capater C ad the resultance at the 2-Node. I've closed loop badjapan is determed by Teadbord resulter R and Congressehen capacity (. Bias circul Io does not limit the slew-rate on would be too care with the more classical Long-tout pour uput shays. I Mege IIN Charges C my Tra/c=dr Man Unitation on sleip-rate is the power supply limits and power raky of desice Poterhally Rusiates of the order of 10000 possible







Quz

$$1dJa = (2J) + 1_{10}(n-1) - 1_{1}dJ(n-1)$$

$$= J + lin(n-i) + lo(n-i)$$

 $\varphi_{\lambda}(n)$

$$|ds_1(n) = J - |w(n-1) - |o(n-1)|$$

$$\int_{\Gamma} ST < CI = \frac{1}{12} = \frac{1}{(1+37-1)} = \frac{1}{ST/A}$$

Hence has constat


-(19)

195 MI

V Dran voltoge vonatur (ux republid 2/ Charl njectur errer (duny switcher)

3/ settling-time (cp)


(USK Claring)



Two step approach ourmeller ment et the treventhem end.

Eros ce sumed duy 9,6) vi fre renas ceu ad hon

(nealed at output dung of 2



decision by the output of the op-come

"I a the leadbouch loop and is Present

who the presents power suppry. This

uput would modulates the Supply bus

coment and too botal current is minested

to the their inverdence node (Z).

(otherher Connection of comen-mines)

it no back of a noto sain bully.

Also when & termed come det to
ground back the op-and is enclosed in
a Ground / when ground environed
bearding to how thereof potation.

TOTOR 2925

JOSEPH DE STONDESCE

JOSEPH DE STONDESCE

TOTOR 2925

TOTOR 2925

JOSEPH DE CROSER

JOSEPH DE CROSER

TOTOR 2925

$$V_{X} = 0, \quad V_{Y} = \frac{1}{R} \left(\frac{R_{2}}{R_{1}} \right) \left(\frac{R_{4}}{R_{2}} \right)$$


$$V_{X} = 0, \quad V_{Y} = \frac{1}{R} \left(\frac{R_{2}}{R_{1}} \right) \left(\frac{R_{4}}{R_{2}} \right)$$

$$V_{X} = 0, \quad V_{Y} = \frac{1}{R_{1}} \left(\frac{R_{4}}{R_{2}} \right)$$

$$V_{X} = 0, \quad V_{Y} = \frac{1}{R_{1}} \left(\frac{R_{4}}{R_{2}} \right)$$

Chook R2=R4, R3=R1 to sally above also helps with minimizing offers due to input bies. Since P2=R4=NR R1=R then V0=N(Vy-Ux)-1

Pre-cup



$$|V_{x} = V_{1+} (v_{2}-v_{1})R_{5}/R_{7}$$

$$|V_{y} = V_{2} + (v_{2}-v_{1})R_{5}/R_{7}$$

$$|V_{x} - V_{x}|$$

$$= (v_{2}-v_{1})[1 + \frac{R_{5}}{R_{7}} + \frac{R_{6}}{R_{7}}]$$



Asomis

$$RS = R6 = MR$$
 $\left(V2 - VD \left[1 + 2 m \right] \right)$

6. Confere And all sen you come

Rely's upon matching to yeld low comm-mode gen'

-3

Elled of Munden

Vo= K2Vy-K, Vx

(17)
Ĺ	ごう	/

:. (mer = Ad/Acm = (kz+k) 2(12-ki) Consider bolernes PI= R(1+02), PZ= NR (1+02) 13-R (1+03) RG=NR (1+04) Sur, Q. R. No (2) green (Min = 1 Riley +212Ry+RzRz Riley - Pil3 (1+~) (J1+J4) - (J2+J3 when of accountered Marchin Volue = 4 + where t = tolerance be m= N=1 Hence Compare Amp (1+2m) (1+10) for M=N=1 => cmer= (1.5/t)

The current of type 3(b) is a current mode preunen rechher. FOR VINDO, now comed of (VID/R,) 15 daws hom the supply of OAT an is gette sport of OAZ For I'm Co, uput count of UNIR, and possitio experts of OAZ. In Goth phases love eugent though up regarine supply of OA and GAZ is sumed at the uput of Ciment more CM1. Fleches to bred & rechty the synar coment Herec as porhe cines of U, 0/R, wur always appear at up workey Con i crespective of two Cyn of Uis. The net sumed current is then mused to the output branning dence outpute OA3/R and converted back to a Voltage Thus Vo = -RZ/N, IV, D] Rp - himmy rosulter. Advange: - No mode - No non-tree destron - Openes ourses close et boop, no 5/enside problema low beguero. tion 1shs

(4)

9 · Equal number of cw & Acw npn junctions
· Equal number of cw & Acw pnp junctions
· All devices have some V₇ (ie, same temp.)
· All npn (pnp.) devices have some current density
Jsn (Jsp.)

$$c\omega \stackrel{m}{\underset{j=1}{\sum}} Obe_j = ac\omega \stackrel{m}{\underset{j=1}{\sum}} Obe_j$$

$$C\omega \underset{j=1}{\overset{m}{\sum}} V_T \ln \left(\frac{|c_j|}{J_{S_j} A_j} \right) = AC\omega \underset{j=1}{\overset{m}{\sum}} V_T \ln \left(\frac{|c_j|}{J_{S_j} A_j} \right)$$

$$C\omega \prod_{j=1}^{m} \left(\frac{|c_{j}|}{Js_{j}A_{j}}\right) = AC\omega \prod_{j=1}^{m} \left(\frac{|c_{j}|}{Js_{j}A_{j}}\right)$$

$$c\omega \int_{j=1}^{m} \left(\frac{lc_{j}}{A_{j}}\right) = Ac\omega \int_{j=1}^{m} \left(\frac{lc_{j}}{A_{j}}\right)$$

BIPCIAR TRANSLINEAR PRINCIPLE

MOS TRANSUNEAR PRINCIPLE:

$$c\omega \underset{j=1}{\overset{m}{\sum}} \sqrt{\frac{|D_{j}|}{\omega_{j}\omega_{j}}} = Ac\omega \underset{j=1}{\overset{m}{\sum}} \sqrt{\frac{|D_{j}|}{k_{j}}}$$

$$k_{j} = \mu \cos \omega$$

$$2L$$

visadvantages: 'Sum of roots' relation is not as widely useful as bipolar TL products'

: MOS square law is valid over a smaller current

concer for 'mixed' (NMOS & PMOS) The books.

(i) Fig 4a:


|C1 = |X| |C2 = |Y| |C3 = |O-|OUT||C4 = |OUT| |C5 = |M| |C6 = |C3 = |O-|OUT|

=7 1x. 1y. (10-tour) - 1001. 14. (10-1601)

 $lout = \frac{lx \cdot ly}{lm}$

(ii) In order for 93 & 06 to remain brased, lo-lour 7 \$, thus to 7 lour (max)

111) Modified circut: 1x.1y.1z.(10-lour) = lour. In. In (10-lour)



(46)
$$|c| \cdot |c| \cdot$$

Assuming base currents can be neglected.

$$1C1 = 1C2 = (1_2 - 10uT)$$

 $1C3 = 11$
 $1C4 = 1C5 = 10uT$
 $1C6 = 1C7 = (12 - 10uT)$
 $1C8 = 13$
 $1C9 = 1C10 = 14$

$$(1_2 - 1047)^2 |_{1} \cdot \frac{1047^2}{4} = (1_2 - 1047)^2 |_{3} \cdot |_{4}^2$$

$$10UT^2 = \frac{4 \cdot 13 \cdot 14^2}{11}$$
 $10UT = 214 \cdot \sqrt{\frac{13}{11}}$

To ensure Q1/Q2/Q6/Q7 are correctly biased,

$$lig(t) = Asin(\omega \epsilon)$$

1)
$$l\alpha u\tau = 214 \cdot \sqrt{\frac{A}{\omega} \cdot \cos \omega \epsilon} = \frac{214}{\omega}$$
.

ii) loat =
$$214 \int \frac{A\omega\cos\omega t}{\Delta t} = 214.\omega$$

Assuming input impedance of block g() is infinite.

$$d_{CUT} = g(Vc)$$
 $d_{CUT} = d_{G}(Vc)$
 $d_{CUT} = d_{G}(Vc)$

For an input - output linear integrator

Thus
$$\frac{\ln c}{C} = \frac{d9(vc)}{dvc} \cdot \frac{f(in)}{C}$$

or
$$f(lin) = lin \cdot C \left(\frac{dg(vc)}{dvc}\right)^{-1}$$

$$lout = g(Vc) = \beta(Vc - VTH)^{2}$$

$$dg(Vc) = 2\beta(Vc - VTH) = 2\sqrt{\beta lour}$$

$$dVc$$

Thus
$$1c = f(lin) = \frac{lin C}{\tau \cdot 2\sqrt{\beta lour}} = \frac{lin \cdot \sqrt{lour}}{\sqrt{lour}}$$

where
$$10 = \left\{ \frac{C}{2 \pi \sqrt{\beta}} \right\}^2$$

Oscillator

$$\begin{array}{l}
K_1 = -\omega_0 K_1 + \omega_0 K_2 \\
K_2 = -2\omega_0 K_1 + \omega_0 K_2 + \omega_0 U \\
Y = K_1
\end{array}$$

$$X_{1} = lo \exp (V_{1}/V_{T})$$

$$X_{1} = \underbrace{X_{1}}_{V_{T}} \cdot \dot{V}_{1}$$

$$X_{2} = lo \exp (V_{2}/V_{T})$$

$$\dot{X}_{2} = \underbrace{X_{2}}_{V_{T}} \cdot \dot{V}_{2}$$

$$\dot{U} = ls \exp (V_{U}/V_{T})$$

=>
$$V_1(X_1/V_T) = -\omega_0 X_1 + \omega_0 X_2$$

 $V_2(X_2/V_T) = -2\omega_0 X_1 + \omega_0 X_2 + \omega_0 \omega$
 $y = X_1$

$$= 7 \quad C\dot{V}_1 = -C\omega_0V_T + C\omega_0V_T(X_2/X_1)$$

$$C\dot{V}_2 = -2C\omega_0V_T(X_1/X_2) + C\omega_0V_T + C\omega_0V_T(U_1X_2)$$

$$Y = X_1$$

=?
$$C\dot{V}_1 = -I_0 + I_0 \exp(V_2 - V_1)$$

$$C\dot{V}_2 = -2I_0 \exp(V_1 - V_2) + I_0 + I_0 \exp(V_4 - V_2)$$

$$Y = l_0 \exp(V_1 - V_2)$$


$$V_T$$

where Io = CwoV-

Define Io = Is
$$exp(V_0/V_T)$$

=> $CV_1 = -I_0 + Is exp(V_2 + V_0 - V_1)$
 $CV_2 = -2I_0 exp(V_1 - V_2) + I_0 + Is exp(V_0 - V_2)$
 Y_T
 $Y_T = Is exp(V_1 + V_0)$
 $V_T = V_T =$

Implementation:



V1 + VT In (210/15) - VT In (14/15) - VT In (12/15) + VT In (14/15) = V2 $(V_1 - V_2) = V_T \ln(12/210)$ $12 = 210 \exp((v_1 - v_2)/v_7)$ as required

$$\omega_0 = 2\pi (20 \times 10^6) = I_0/CV_T$$

$$I_0 = 2\pi (20 \times 10^6) \cdot 10p \cdot 25mV$$

$$= 31.2 \mu A$$

$$TOTAL = (25)$$

$$\sum_{n=1}^{N} \left\{ V_n^A I_n^B - I_n^A V_n^B \right\} = \emptyset$$

Where 'A' refers to the first network, and 'B' refers to the second.

(i) A resistor is a 2 port element with V^A , I^A , where $V^A/I^A = R$

$$V^{A} \cdot I^{B} - I^{A} V^{B} = \emptyset$$

$$V^{A} \cdot I^{B} = I^{A} V^{B}$$

$$\frac{V^{A}}{I^{A}} = \frac{V^{B}}{I^{B}} = R$$

". Adjoint element VB, IB is also a resister of value R

(ii) Nullor is a 2 port element with $V_1^{A} = \emptyset$, $I_1^{A} = \emptyset$, $V_2^{A} = X$, $I_2^{A} = X$ (X = undefined)

$$V_{1}^{A} I_{1}^{B} - I_{1}^{A} V_{1}^{B} + V_{2}^{A} I_{2}^{B} - I_{2}^{A} V_{2}^{B} = \emptyset$$

$$0 \cdot I_{1}^{B} - 0 \cdot V_{1}^{B} + X \cdot I_{2}^{B} - X \cdot V_{2}^{B} = \emptyset$$

In $I_2^B & V_2^B$ must be zero } to ensure condition is $I_1^B & V_1^B$ can be X always satisfied.

Adjoint element has V_2^B , $I_2^B = \emptyset$ & V_1^B , $I_1^B = \chi$. 1.e. it is a neutor with input & autput ports (2) interchanged.

iii) Ideal open loop voltage amp: $V_1^{\mu} = U_1 \dot{n}$, $I_2^{\mu} = \emptyset$, $V_2^{\mu} = A \cdot U_1 \dot{n}$, $I_2^{\mu} = X$

Thus: $V_{10} \cdot I_{1}^{8} - O \cdot V_{1}^{8} + AU_{10} \cdot I_{2}^{8} - X \cdot V_{2}^{8} = \emptyset$ $V_2^B = \emptyset$ (since $I_2^A = X$) => Vin I, 8 + A. Vin I28 = 8 1, IB = A. I28 The adjoint potwork: $V_2^B = \emptyset$, $I_2^B = I_1 \hat{n}$, $V_1^B = X$, $I_1^B = A \cdot I_1 \hat{n}$ Current amplifier with port 2 as input & port 1 as output. fig. Ga. (1) Voitage amp: O/L voitage gain, Rin = 00, Rout = 9 @ Current amp: O/c current gain, Run=0, Rout-0 Transconductance amp: O/L Gransconductance gain, Run = Rout = of
Transconductance amp: O/L Gransconductance gain, Rout = Rin = 0 (ii) Current amplifier should be chosen, since this is the only amp with the necessary input & output impedance levels to ensure that the resulting closed-loop TF is independent of Rs & RL (iii)

11n = le + l2 = lour - Vo $\frac{\text{lout} = -\text{Vo} - \text{Vo}}{\text{R}_2} = -\text{Vo}\left(\frac{\text{R}_1 + \text{R}_2}{\text{R}_1 + \text{R}_2}\right)$ $\frac{1 \text{ IN} = 100T + 100T / R_1 R_2}{A}$ $\frac{|OUT|}{|I|NI} = \frac{(1+R_2/R_1)}{|A|} \frac{A}{A} + \frac{(1+R_2/R_1)}{|A|}$ A = O/C gais = Ao ~ Aowo = GB 1+S/Wo S S $lout = (1+R_2/R_1)^{\frac{1}{2}} \frac{1}{1+8GB/(1+R_2/R_1)}$ Advantage: C/L bandwidth is independent of RS & RL thus 5/w remains stable as source a load vary Disadvantage: C/L bandwidth is inversely proportional to gain ie a fixed gain-bandwidth conflict

Pigure 66 (i) when $Iin = \emptyset$, Ic3 = Ic4By TLP: 101.102 = 103.104 1c3 = 1cy = Io 10° = 1c3. 1c4 Ux = Ubel - Ube3 = $V_{+} \ln \left(\frac{|sn|}{|sp|} \right)$ = VT Cn/lo lsn 1 DC (QUIESCENT) OFFSET VOLTAGE = V7 In (ISD) SMALL SIGNAL INPUT RESISTANCE FX ~ re3//rey & VI (11) Reduce de offset using diodes: Ф3 DI $<_{D3}$ D4 94 L_{D2}

In absonce of any signal, all devices have current Vx = Ube1 + Vd1 - Ube3 - Vd3 $\frac{|s_0|}{|s_0|} = \sqrt{10} (1)$ Advantages: offset is reduced to zero by relying on Matching between "Like" devices. DISadvantages Small-81gnal input reastance ix is a doubled. We also need a higher supply voltage (iii) Reducing de offset with out vicreasing rx (or Io!): use scaled current sources Top hay circuit **Q**3 Ube G = VT (10/Isn) = Ubes 1c5 = 1s. exp(ubes/V) = Ispexp(In(b/Isn]) 1sp.10./1sn lc1 = 1c5, thus Ubel = V+ (1c5/1sp) = 4 (10/1sn) OI 'looks' like an npn, thus will match of ?