Paper Number(s): E2.19

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2008** 

EEE Part II: MEng, BEng and ACGI

### INTRODUCTION TO COMPUTER ARCHITECTURE

Tuesday, 27 May 10:00 am

Time allowed: 1:30 hours

There are FOUR questions on this paper.

Question 1 is compulsory and carries 40% of the marks.

Answer Question 1 and two others from Questions 2-4 which carry equal marks (30% each).

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s):

Clarke, T.

Second Marker(s): Constantinides, G

### Special information for invigilators:

The booklet Exam Notes 2008 should be distributed with the Examination Paper.

### Information for candidates:

The prefix &, or suffix (16), introduces a hexadecimal number, e.g. &1C0,  $1C0_{(16)}$ .

The booklet Exam Notes 2008, as published on the course web pages, is provided and contains reference material.

Question 1 is compulsory and carries 40% of marks. Answer only TWO of the Questions 2-4, which carry equal marks.

### The Questions

### 1. [Compulsory]

- a) Perform the following numeric conversions:
  - (i) 432.C<sub>(16)</sub> fixed point hexadecimal into decimal
  - (ii) 9999<sub>(10)</sub> into hexadecimal
  - (iii) 70<sub>(16)</sub> 8 bit two's complement into signed decimal
  - (iv) 3FF<sub>(16)</sub> 10 bit two's complement into signed decimal
  - (v) 3FF<sub>(16)</sub> 11 bit two's complement into signed decimal

[8]

- b) Give the decimal equivalent of the following machine words interpreted as IEEE-754 floating point numbers:
  - (i) 4F000000<sub>(16)</sub>
  - (ii) BE900000<sub>(16)</sub>

Assume that hardware is available in all 32 bit CPUs which performs an unsigned comparison of the bottom 31 bits of the machine word, as part of the logic necessary to perform signed and unsigned integer comparisons. Explain, with appropriate examples, why therefore IEEE-754 numbers do not use two's complement representation in the exponent field.

[12]

c) The ARM assembly code in Figure 1.1 is executed from location 0 with R0 – R14 initially 0. State the values of all registers after the execution of this code fragment. If the FETCH stage of the instruction at location 0 executes in machine cycle 0, determine the machine cycle in which each of the first four instructions starts and completes execution on the ARM-7 architecture.

[8]

- d)
- (i) Suppose the number in R0 is initially x. After execution of the ARM instructions in Figure 1.2, assuming no overflow, what is the value of R1?
- (ii) Write an ARM assembly code fragment which executes in 2 cycles and sets R1 := 105\*R0, ignoring overflow, and using the minimum number of registers. Note that 105 = 7\*15.
- (iii) Suppose that R0 is unsigned and R1 signed. What is the maximum value in R0 for which the multiplication in (ii) does not overflow?

[12]

```
&00 MOV RO, #2

&04 ADD R1, RO, RO

&08 SUB R2, RO, RO, Isl R1

&0C ORR R3, R1, RO

&10 AND R4, R1, RO

&14
```

Figure 1.1

ADD R1, R0, R0, Isl #2 ADD R2, R0, R0, Isl #5 SUB R1, R1, R2

Figure 1.2

2. For each part a - c below record the value of R0-R4, the condition codes, and any *changed* memory locations, after execution of the specified code. You must assume in each case that initially all registers and flags have value 0, and the memory contains values as shown in Figure 2.1. Write your answers using as a template a copy of the table in Figure 2.3. Each answer may be written in either hexadecimal, decimal, or as powers of 2, this is illustrated in the row labelled x).



Location	Value
&100	&00000001
&104	&FFFFFFFF
&108	&01020304
&10C	&00000108
> & 10C	&0

Figure 2.1 - memory locations

MOVS	RO,#-2			MOV	RO, #&100
MOV	R1, #3	MOV	RO, #&108	ADCS	R1, R0, R0, Isl 23
MOV	R2, #&100	MOV	R1, #&1	ADCS	R2, R1, R1
ADDMI	R3, R1, R0	LDR	R2, [R0]	ADD	R3, R2, R2
EOR	R4, R0, R1	LDRB	R3, [R0,#3]!	MOV	R4, R0, ror 16
STR	R1, [R2, #4]	STRB	R3, [R1]	STMED	RO!, {R3}
	(a)		(b)		(c)

Figure 2.2 - code fragments

	r0	r1	r2	r3	r4	NZCV	Memory
x)	0	&1020	2 <sup>30</sup> +2 <sup>8</sup>	10	-3	0110	$mem_{32}[\&120] = 10$
a)							
b)							
c)							

Figure 2.3 - template for answers

- 3. A 32 bit ARM CPU makes a sequence of word cache operations 1, 2, 3, ... as in Figure 3.1. Assume that all cache lines are initially invalid.
  - a) Suppose the CPU has a direct mapped cache with total size of 4 words (16 bytes) which contains two lines:
    - (i) For the first five operations, i = 1, 2, 3, 4, 5, state the tag, index and word select, and whether the operation is a hit or miss.
    - (ii) For the operations i = 6 16 state whether the operation is a hit or miss.

[10]

- b) Suppose the CPU has a direct mapped cache with four lines each of one word (four bytes):
  - (i) For the first five operations, i = 1, 2, 3, 4, 5, state the tag, index and word select, and whether the operation is a hit or miss.
  - (ii) For the operations i = 6 16 state whether the operation is a hit or miss.

[10]

c) The sequence of word cache operations is now as in Figure 3.2 with all cache lines initially invalid. Suppose the cache is write-back with two lines each of two words (8 bytes). State the memory operations required to implement each cache operation using the notation illustrated in Figure 3.3 which indicates reads of locations &4, &8, followed by writes to &C,&10.

[10]

i	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Memory address	&0	&4	&8	&C	&10	&14	&18	&14	&10	&C	&8	&4	&0	&4	&8	&C

Figure 3.1

i	1	2	3	4	5	6	7	8	9	10
Read/Write	R	W	R	R	W	W	R	W	W	R
Memory address	&0	&4	&8	&C	&10	&14	&C	&10	&0	&4

Figure 3.2

R4, R8, WC, W10

Figure 3.3

- 4. This question relates to the ARM assembler code fragment TEST in Figure 4.1.
  - Write simplified pseudo-code equivalent to TEST. Explain why the total number of cycles executing TEST is always more than the number of instructions executed.

[8]

b) Rewrite the code in Figure 4.1 so that it always executes in 4 machine cycles on an ARM-7 architecture.

[8]

c) Suppose that initially all registers are zero. Draw a diagram of the execution of TEST under these conditions which shows each stage of the ARM-7 pipeline for each instruction.

[8]

d) Suppose one in four instructions executed is a branch, and that an ARM-X processor with pipeline length 5 running at 100MHz correctly predicts 60% of all branches. If all non-branch instructions execute in a single cycle calculate the average instruction rate of ARM-X, stating any assumptions you make to obtain your answer.

[6]

```
TEST

CMP R1, R0

CMPEQ R3, R2

BEQ T1

RSB R5, R4, #0

B T2

T1

MOV R5, R4

T2
```

Figure 4.1

## **EXAM NOTES 2008**

Introduction to Computer Architecture

# Memory Reference & Transfer Instructions

ord	vord	yte	nyte	; note position
load word	store word	load byte	store byte	iB; note
LDR	STR	LDRB	STRB	LDREQB ; of EQ STREQB

Annual and the second control of the second
LDMED r131,{r0-r4,r6,r6};   => write-back to register
STMFA r13, {r2}
STMEQIB r2I, {r5-r12}; note position of EQ
; higher reg nos go to/from higher mem addresses always
[ElF][AID] empty full, ascending descending
[IID][A]B] incridecr, after[before

LDR	r0, [r1]	; register-indirect addressing
LDR	r0, [r1, #offset]	; pre-indexed addressing
LDR	r0, [r1, #offset]]	; pre-indexed, auto-indexing
LDR	r0, [r1], #offset	; post-indexed, auto-indexing
LDR	r0, [r1, r2]	; register-indexed addressing
LDR	r0, [r1, r2, lsl #shift]	; scaled register-indexed addressing
LDR	r0, address label	; PC relative addressing
ADR	r0, address label	; load PC relative address

R2.1

## ARM Data Processing Instructions Binary Encoding

0000         AND         Logical bit-wise aND         Rd:= Rn AND Op2           0010         SUB         Logical bit-wise exclusive OR         Rd:= Rn - Op2           0011         SUB         Subtract         Rd:= Rn - Op2           0110         ADD         Add         Rd:= Rn + Op2 + Rn           0101         ADD         Add with carry         Rd:= Rn + Op2 + C - 1           0110         SBC         Subtract with carry         Rd:= Rn - Op2 + C - 1           0111         RSC         Reverse subtract with carry         Rd:= Rn - Op2 + C - 1           0111         RSC         Reverse subtract with carry         Rd:= Rn - Op2 + C - 1           0111         RSC         Reverse subtract with carry         Rd:= Rn - Op2 + C - 1           1000         TST         Test         Scc on Rn - Op2 - Rn + C - 1           1011         CMP         Compare         Scc on Rn + Op2           1010         CMP         Compare negated         Scc on Rn + Op2           1100         ORR         Logical bit-wise OR         Rd:= Rn AND NOT Op2           1110         MOV         Move negated         Rd:= Rn AND NOT Op2	Opeode [24:21]	Mnemonic	Meaning	Effect	
EOR         Logical bit-wise exclusive OR         Rd := Rn + EOR Op 2           SUB         Subtract         Rd := Rn - Op 2 - Rn           ADD         Add         Rd := Rn + Op 2 - Rn           ADC         Add with earry         Rd := Rn + Op 2 + C           SBC         Subtract with carry         Rd := Rn + Op 2 + C - 1           RSC         Reverse subtract with carry         Rd := Rn - Op 2 + C - 1           TST         Test         Sec on Rn AND Op 2           TTQ         Test equivalence         Sec on Rn AND Op 2           CMP         Compare negated         Sec on Rn + Op 2           CMN         Compare negated         Sec on Rn + Op 2           MOV         Move         Rd := Ru AND NOT Op 2           BIC         Bit clear         Rd := Ru AND NOT Op 2           MVN         Rd := NOT Op 2	0000	AND	Logical bit-wise AND	Rd:=Rn AND Op2	
SUB         Subtract         Rd := Rn - Op2           RSB         Reverse subtract         Rd := Rn - Op2 - Rn           ADD         Add with earry         Rd := Rn + Op2 + C           SBC         Subtract with carry         Rd := Rn - Op2 + C - 1           RSC         Reverse subtract with carry         Rd := Rn - Op2 + C - 1           TST         Test         Sec on Rn - Op2 - Rn + C - 1           TSQ         Test equivalence         Sec on Rn AND Op2           CMP         Compare negated         Sec on Rn + Op2           CMN         Compare negated         Sec on Rn + Op2           MOV         Move         Rd := Ru AND NOT Op2           MVN         Rd := Ru AND NOT Op2           MVN         Rd := Ru AND NOT Op2	1000	EOR	Logical bit-wise exclusive OR	Rd:= Rn EOR Op2	
RSB         Reverse subtract         Rd := Op2 - Rn           ADD         Add         Rd := Rn + Op2           ADC         Add with earry         Rd := Rn + Op2 + C           SBC         Subtract with carry         Rd := Rn - Op2 + C - 1           RSC         Reverse subtract with carry         Rd := Rn - Op2 + C - 1           TST         Test         Sco on Rn AND Op2           TFQ         Test equivalence         Sco on Rn AND Op2           CMP         Compare negated         Sco on Rn - Op2           CMN         Compare negated         Sco on Rn + Op2           ORR         Logical bit-wise OR         Rd := Rn OR Op2           MOV         Move         Rd := Ru AND NOT Op2           MVN         Rd := Ru AND NOT Op2	0100	SUB	Subtract	Rd:= Rn - Op2	On-codee
ADD         Add         Rd := Rn + Op2           ADC         Add with earry         Rd := Rn + Op2 + C           SBC         Subtract with carry         Rd := Rn - Op2 + C - 1           RSC         Reverse subtract with carry         Rd := Op2 - Rn + C - 1           TST         Test equivalence         Sec on Rn AND Op2           CMP         Compare negated         Sec on Rn - Op2           CMN         Compare negated         Sec on Rn + Op2           CMN         Logical bit-wise OR         Rd := Rn OR Op2           MOV         Move         Rd := Ru AND NOT Op2           MVN         Move negated         Rd := Ru AND NOT Op2           MVN         Rd := NOT Op2	1100	RSB	Reverse subtract	Rd:= Op2 - Rn	Ch-conce
ADC         Add with earry         Rd := Ru + Op2 + C           SBC         Subtract with carry         Rd := Rn - Op2 + C - 1           RSC         Reverse subtract with carry         Rd := Op2 - Rn + C - 1           TST         Test equivalence         Sec on Rn AND Op2           TFQ         Test equivalence         Sec on Rn BOR Op2           CMP         Compare negated         Sec on Rn - Op2           CMN         Compare negated         Sec on Rn + Op2           ORR         Logical bit-wise OR         Rd := Rn OR Op2           MOV         Move         Rd := Ru AND NOT Op2           MVN         Move negated         Rd := Ru AND NOT Op2	0100	ADD	Add	Rd := Rn + Op2	27.4
SBC Subtract with carry Rd := Rn - Op2 + C - 1 RSC Reverse subtract with carry Rd := Op2 - Rn + C - 1 TST Test equivalence Sec on Rn AND Op2 TEQ Compare Compare Sec on Rn FOR Op2 CMN Compare negated Sec on Rn + Op2 CMN Logical bit-wise OR Rd := Rn OR Op2 MOV Move Rd := Ru AND NOT Op2 MIC Bit clear Rd := Ru AND NOT Op2 MVN Move Rd := Ru AND NOT Op2 MVN Move Rd := Ru AND NOT Op2 MVN Rd := NOT Op2	0101	ADC	Add with earry	Rd:= Rn + Op2 + C	AND
RSC         Reverse subtract with carry         Rd:= Op2 - Rn + C - 1           TST         Test         Sec on Rn AND Op2           TEQ         Test equivalence         Sec on Rn EOR Op2           CMP         Compare negated         Sec on Rn - Op2           CMN         Compare negated         Sec on Rn + Op2           ORR         Logical bit-wise OR         Rd:= Rn OR Op2           MOV         Move         Rd:= Cop2           BIC         Bit clear         Rd:= Ru AND NOT Op2           MVN         Move negated         Rd:= NOT Op2	0110	SBC	Subtract with carry	Rd:= Rn - Op2 + C - 1	ANDEG
TST         Test         Sec on Rn AND Op 2           TEQ         Test equivalence         Sec on Rn EOR Op 2           CMP         Compare         Sec on Rn - Op 2           CMN         Compare negated         Sec on Rn + Op 2           ORR         Logical bit-wise OR         Rd := Rn OR Op 2           MOV         Move         Rd := Op 2           BIC         Bit clear         Rd := Ru AND NOT Op 2           MVN         Move negated         Rd := NOT Op 2	0111	RSC	Reverse subtract with carry	Rd:=Op2-Rn+C-1	ANDS
TEQ         Test equivalence         Sec on Rn EOR Op2           CMP         Compare         Sec on Rn - Op2           CMN         Compare negated         Sec on Rn + Op2           ORR         Logical bit-wise OR         Rd:= Rn OR Op2           MOV         Move         Rd:= Op2           BIC         Bit clear         Rd:= Ru AND NOT Op2           MVN         Move negated         Rd:= NOT Op2	1000	TSL	Test	Sec on Rn AND Op2	ANDEGS
CMP         Compare         Sec on Rn - Op2           CMN         Compare negated         Sec on Rn + Op2           ORR         Logical bit-wise OR         Rd:= Rn OR Op2           MOV         Move         Rd:= Op2           BIC         Bit clear         Rd:= Ru AND NOT Op2           MVN         Move negated         Rd:= NOT Op2	1001	TEQ	Test equivalence	See on Rn EOR Op2	
CMN         Compare negated         Sec on Rn + Op2           ORR         Logical bit-wise OR         Rd:= Rn OR Op2           MOV         Move         Rd:= Op2           BIC         Bit clear         Rd:= Ru AND NOT Op2           MVN         Move negated         Rd:= NOT Op2	1010	CMP	Compare	Sec on Rn - Op2	S=> set flag
ORR Logical bit-wise OR MOV Move BIC Bit clear MVN Move negated	1011	CMN	Compare negated	See on Rn + Op2	•
MOV Move BIC Bit clear MVN Move negated	1100	ORR	Logical bit-wise OR	Rd:=Rn OR Op2	
BIC Bit clear MVN Move negated	1101	MOV	Move	Rd := Op2	
MVN Move negated	1110	BIC	Bit clear	Rd:= Ru AND NOT 0p2	
	1111	MVN	Move negated	Rd:=NOTOp2	

## Conditions Binary Encoding

Opco de  31:28	Mnemonic extension	Interpretation	Status flag state for execution
0000	EQ	Equal / equals zero	Zset
1000	N	Not equal	Zelear
0010	CS/HS	Carry set / unsigned higher or same	Cset
0011	CC/LO	Carry clear / unsigned lower	Celear
0100	M	Minus / negative	Nset
0101	ΡL	Plus / positive or zero	Nelear
0110	NS	Overflow	Vsct
01111	VC	No overflow	Velear
1000	HI	Unsignedhigher	C set and Z clear
1001	FS	Unsigned lower or same	C clear or Z set
1010	GE	Signed greater than or equal	Nequals V
1011	LT	Signed less than	Nis not equal to V
1100	GT	Signed greater than	Z clear and N equals V
1101	LE	Signed less than or equal	Zset or N is not equal to V
1110	V V	Always	any
1111	N >N	Never (do not use!)	none

R2.2

## Data Processing Operand 2

Examples

ADD r0, r1, op2 ADD r0, r1, r2 MOV r0, op2 CMP r0, #1 EOR r0, r1, r2, lsr #10 RSB r0, r1, r2, asr r3	#### Assembler will translate negative values (0 s s s 255, 0 s r s 15) Assembler will work out rotate if it exists (1 s s s 31) Trx always sets carry Rm, rrx #1 shift =>  sr, sl,asr,as ,ror sets carry if S=1 shift shift =>  sr, sl,asr,as ,ror sets carry shift shift =>  sr, sl,asr,as ,ror sets carry if S=1 shift shift =>  sr, sl,asr,as ,ror sets carry if S=1 shift shift shift shift shift =>  sr, sl,asr,as ,ror sets carry if S=1 shift
---	---

R2.4

R2,3

### Multiply Instructions

- MUL,MLA were the original \* N
   (32 bit result) instructions
  - + Why does it not matter whether they are signed or unsigned?
    - Later architectures added 64 bit results

## Note that some multiply instructions have 4 register operands!

- + Multiply instructions must have register operands, no immediate constant
- Multiplication by small constants can often be implemented more efficiently with data processing instructions – see Lecture 10.

### NB d & m must be different for MUL, MULA

### ARM3 and above

MUL rd, rm, rs multiply
MULA rd,rm,rs,rn multiply
UMULLrl, rh, rm, rs unsign
SMULL rl,rh,rm,rs signed
SMLAL rl,rh,rm,rs signed

multiply (32 bit) Rd := (Rm\*Rs)[31:0]
multiply-acc (32 bit) Rd:= (Rm\*Rs)[31:0] + Rn
unsigned multiply (Rh:RI) := Rm\*Rs

unsigned multiply (Rh:Rl) := Rm\*Rs unsigned multiply-acc (Rh:Rl) := (Rh:Rl)+Rm\*Rs signed multiply (Rh:Rl) := Rm\*Rs signed multiply-acc (Rh:Rl) :=(Rh:Rl)+Rm\*Rs

ARM7DM core and above

(Mc - 2-Apr-07

ISE1/EE2 Introduction to Computer Architecture

2.5

## Exceptions & Interrupts

Exception	Return	
SWI or undefined instruction	MOVS pc, R14	Ĭ Ă
IRQ, FIQ, prefetch abort	SUBS pc, r14, #4	SS SE
Data abort (needs to rerun falled instruction)	SUBS pc, R14, #8	

Exception Mode	Shadow registers
SVC,UND,IRQ,Abort	R13, R14, SPSR
FIQ	as above + R8-R12

(0x introduces a hex constant)

Exception	Mo de	Vector address
Reset	SVC	0×000000000
Undefined instruction	CIND	0x0000000
Software interrupt (SWI)	SVC	80000000x0
Prefetch abort (instruction fetch memory fault)	Abort	0x00000000
Data abort (data access memory fault)	Abort	0x000001C
IRQ (normal interrupt)	IRQ	0x0000018
FIQ (fast interrupt)	FIQ	0x0000001C

### **Assembly Directives**

SIZE EQU 100 ; defines a numeric constant

BUFFER % 200 ; defines bytes of zero initialised storage
ALIGN ; forces next Item to be word-aligned

MYWORD DCW &80000000 ; defines word of storage

MYDATA DCD 0,1,&ffff0000,&12345 ; defines one or more words of storage

TEXT = "string", &0d, &0a, 0 ; defines one or more bytes of storage. Each

"string", &0d, &0a, 0 ; defines one or more bytes of storage. Each ; operand can be string or number in range 0-255

; operand can be string or number in range 0-255 ; assembles to instructions that set r0 to immediate

LDR r0, =numb


; value numb -- numb may be too large for a MOV operand

R2.6

Case does not matter anywhere (except inside strings)

& prefixes hex constant: &3FFF

### Data Processing Instruction Binary Encoding




Page 3 of 4

5

R2.7

# Multiple Register Transfer Binary Encoding

\* The Load and Store Multiple instructions (LDM / STM) allow betweeen 1 and 16 registers to be transferred to or from memory.



### Instruction Set Overview

Software Interrupt				ignored by processor	ignored by		marie C		-		
Coproc Register Transfer	CRm	Ξ	ð	CP#	Rd	CRm	-	сь орс	0	1110	
Coproc Data Operation	CRm	0	CP	CP#	CRd	CRn		CP Opc	0	1110	-
Coproc Data Transfer	¥	offset		CP₩	CRd	Re	-1	UWL	a.	110	-
Branch					offsol				-1	101	ALC: UNKNOWN
Block Data Transfer			er List	Register List		Ho	-	P U S W I	-	100	_
Undefined	XXXX	7		ŏ	оскихихххххххххххххх	XXXXXXXXX				011	
Single Data Transfer			offset		Rd	Rn		P U B W L		0.1	_
Single Data Swap	Rm	-	1001	0000	Roi	Rh	0.0	8	1 0	00010	
Multiply	Ra	-	1001	Rs	S	Rd	S A		0	000000	-
PSR Transfer	-		Operand 2		Ro	Rn	S	Ороодо		0.0	

# Branch Instruction Binary Encoding

Branch:

B{<cond>} label

Branch with Link:

BL {<cond>} sub\_routine\_label

| 0 | L | Offset | Of

\* The offset for branch instructions is calculated by the assembler:

Condition field

 $\,+\,$  By taking the difference between the branch instruction and the target address minus  $\beta$  (to allow for the pipeline).

+ This gives a 26 bit offset which is right shifted 2 bits (as the bottom two bits are always zero as instructions are word – aligned) and stored into the instruction encoding.

This gives a range of ± 32 Mbytes.

R2.10

### **ARM** instruction Timing

Exact instruction timing is very complex and depends in general on memory cycle times which are system dependent. The table below gives an approximate guide.

Instruction	Typical execution time (cycles) (If instruction condition is TRUE – otherwise 1 cycle)
Any instruction, with condition false	-
data processing (all except register-valued shifts)	-
data processing (register-valued shifts)	2
LDR,LDRB	4
STR,STRB	4
LDM (n registers)	n+3 (+3 if PC is loaded)
STM (n registers)	n+3
B, BL	4
Multiply	7-14 (varies with architecture & operand values)

Page 4 of 4