IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2011**

EEE/ISE PART III/IV: MEng, BEng and ACGI

Corrected Copy

DIGITAL SYSTEM DESIGN

10:40 QL error in Fig 1.L

Wednesday, 18 May 10:00 am

Time allowed: 3:00 hours

12:25 - Q4(d) To=9.5×10-12

There are SIX questions on this paper.

Answer FOUR questions.

All questions carry equal marks

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s):

C. Bouganis

Second Marker(s): T.J.W. Clarke

Special information for invigilators:

None

Information for candidates:

In the figures showing digital circuits, all components have, unless explicitly indicated otherwise, been drawn with their inputs on the left and their outputs on the right. All signals labelled with the same name are connected together. All circuits use positive logic. The least significant bit of a bus signal is labelled as bit 0, and the most significant bit with the highest integer number. Therefore the signal X[7:0] is an eight bit bus with X7 being the MSB and X0 the LSB.

Hexadecimal numbers are prefixed with \$. For example the decimal number 10 is written as \$A.

In questions involving circuit design, you may use any standard digital circuits that are not explicitly forbidden by the question provided that you fully specify their operation.

Marks may be deducted for unnecessarily complex designs unless you are explicitly instructed not to simplify your solution.

The Questions

1. a) The CORDIC algorithm is based on the idea of rotating a vector $\mathbf{v} = (x, y)$ by an angle θ using a specific set of elementary angles a^i , where $i \in [0, N-1]$, for a predefined set of iterations N. Starting from the basic rotation equations:

$$x^{i+1} = x^i \cos(a^i) - y^i \sin(a^i)$$

$$y^{i+1} = y^i \cos(a^i) + x^i \sin(a^i)$$

and the fact that $z^{i+1} = z^i - a^i$, where z is the angle accumulator, derive the hardware friendly equations for each iteration of the CORDIC algorithm and describe the main ideas behind them. (Hint: use the fact that: $\cos(\theta) = 1/(1 + \tan^2(\theta))^{1/2})$

[10]

b) Sketch the circuit of a bit-parallel iterative implementation of a CORDIC processor, and state the throughput of the system.

[4]

 Describe the operation of the CORDIC algorithm in vectoring mode of operation.

[3]

d) State with justification how many CORDIC iterations are required to evaluate $\arctan(\beta)$, where $\beta=0.5$, when a bit-parallel iterative implementation of a CORDIC processor is used.

Assume that the scaling factor for only 7 iterations is available in the processor. The elementary angles used in the CORDIC implementation are illustrated in Figure 1.1.

[3]

	а	atan(a) in degrees
	1	45.000
	0.5	26.565
	0.25	14.036
	0.125	7.125
	0.0625	3.576
	0.03125	1.790
100 15625	0.0115625	0.895

Figure 1.1 Elementary angles and their tangents

2. a) Design a fully-unrolled architecture that implements a 3-tap FIR filter defined by the following expression

$$y(n) = 2x(n) + 0.6x(n-1) + 3x(n-2)$$

where x is the input signal and y is the output signal. The input signal takes integer values in the range [0,255]. State, justifying your design choices, the number of bits used for the implementation of the coefficients and the wordlength (i.e. number of bits) of all the busses in your system. Your input x and output y signals have to be registered.

[13]

b) Comment on the throughput of your design, and describe a way to maximise the operating frequency of the system. Assume that you cannot change the internal structure of the adder and multiplication blocks of the system.

[2]

c) Derive a new bit-parallel architecture that implements the above FIR filter, when minimisation of the the arithmetic blocks (i.e. adders, multipliers) is targeted. Comment on the resulting throughput.

 a) Describe the internals of a memory cell in SRAM and DRAM modules, and provide a comparison.

[5]

b) Design an SRAM memory module of $2^4 \times 4$ bits (i.e. 2^4 entries, 4 bits wide). Provide the circuit for the address pre-decoder module.

[5]

c) Assume that such a module is mapped onto an FPGA device that utilises 4-LUTs (Look Up Tables). Calculate the number of LUTs needed for your given pre-decoder circuit.

[5]

d) Describe and design a mechanism that detects single errors when a read operation takes place in the memory of part (b). State how the effective storage space of the memory module has been changed.

4. a) Figure 4.1 depicts the state diagram of a 4-state finite-state machine (FSM), with an input signal A. The input signal A is not synchronous with the system. When A is '1', the FSM moves to the next state, otherwise it stays at the same state. Using the minimum number of D flip-flops and logic, design a circuit that implements the FSM. Provide the boolean equations for the next state signals.

[10]

b) Assuming that the logic is mapped to 4-LUTs (Look Up Tables) when the target device is an FPGA, estimate the number of 4-LUTs required to implement the FSM.

[2]

c) State the problems that may be encountered due to the asynchronous input A, and describe a possible solution.

[3]

By applying your proposed solution, calculate the Mean Time Between Failure (MTBF) when the whole design is clocked with a 20MHz clock. The rate of asynchronous transitions per second is 40, and $\tau = 1ns$ and $T_0 = 9.5 \times 10^{12} sec$. The propagation delays of the components of the system are given in Figure 4.2. Assume that the wires do not exhibit any delay, and all registers are clocked with the same clock signal.




Figure 4.1 State diagram

symbol	value	description	
T_p^{reg}	5ns	register propagation delay	
Treg	2ns	register setup time	
T_{hold}^{reg}	3ns	register hold time	
T_p^{LUT}	10ns	4-LUT propagation time	

Figure 4.2 Propagation delay of the components

5. A block diagram of a 1 bit full adder (FA) is given in Figure 5.1. The equations that describe its outputs are $s = x \oplus y \oplus c_{in}$, and $c = x \cdot y + c_{in} \cdot (x \oplus y)$.




Figure 5.1 Full Adder

a) Using the above FA as a building block, design a 2-bit serial adder that produces a 2 bit output (i.e. ignore the carry from the MSB stage).

[4]

b) Assuming that only 4-LUTs (Look Up Tables) are used when such a design is mapped on an FPGA, estimate the number of LUTs required for the design of part (a), without taking into account the logic required for the registers.

[4]

State the critical path, and derive the maximum frequency of the design in part
 (b). The propagation delays of the components are shown in Figure 5.2.

[4]

symbol	value	description register propagation delay	
T_p^{reg}	5ns		
T_{setup}^{reg}	2ns	register setup time	
T_{hold}^{reg}	3ns	register hold time	
T_{p}^{LUT}	10ns	4-LUT propagation time	

Figure 5.2 Propagation delay of the components

d) An alternative architecture would be a 2-bit full carry look-ahead adder (ignore the carry from the MSB stage). State the total number of 4-LUTs required for the above 2-bit full carry look-ahead adder design.

[4]

e) State the critical path, and derive the maximum frequency of the design in part
 (d). The propagation delays of the components are shown in Figure 5.2. Assume that the input and output signals are registered.

[4]

6. a) Assume an FPGA device with embedded RAM blocks that can be configured in the following configurations (entries \times width): $16K \times 1$, $8K \times 2$, $4K \times 4$, $2K \times 9$, $1K \times 18$, 512×36 . Design a module for the calculation of $f(x) = round(e^x)$ based on a memory look-up table, where round(x) is the rounding function. x takes values in the range [0, 15.75] with resolution 0.25. That is, x takes values such as: $0, 0.25, 0.5, 10.25, 11.75, \ldots$ Provide the number of bits required for representing x and f(x).

[10]

b) What is the most appropriate configuration for the embedded RAM block?

[2]

c) Comment on the scalability of the design with regards to the required memory size with respect to the resolution of the input and the resolution of the output.

[3]

d) An alternative design would be to use a polynomial approximation for the calculation of $f(x) = e^x$ such as:

$$e^x \approx 1 + \frac{x}{1} + \frac{x^2}{2}$$

Derive an architecture that is based on the above polynomial approximation that exhibits maximum throughput. State the word-length (i.e. number of bits) of the busses in your design, which satisfy only the input specification of part (a). Assume that you cannot change the internal structure of the arithmetic components of the design.

DSD sources 2011

FROM LONG

vote: In round bradlets is the break down of the works for each question.

1. a)

$$x^{i+1} = x^{i} \cdot \cos x^{i} - y^{i} \cdot \sin x^{i} = \left(x^{i} - y^{i} \cdot \tan x^{i}\right) / (1 + \tan^{i} x^{i})$$
 $y^{i+1} = y^{i} \cdot \cos x^{i} + x^{i} \cdot \sin x^{i} = \left(y^{i} + x^{i} \cdot \tan x^{i}\right) / (1 + \tan^{i} x^{i})$
 $z^{i+1} = z^{i} - x^{i}$

$$= \sum_{i=1}^{i} x_{i}^{i} + \sum_{j=1}^{i} x_{j}^{j} \cdot tana^{i}$$


$$= \sum_{j=1}^{i} x_{j}^{j} \cdot tana^{i}$$

Those are pseudorototions, and the final results should be scaled by: $K = \frac{1}{1 + 4\pi^2 n^2}$

Also, the set of engles is shall have tank = q-i (3) in order to avoid multiplication.

4

[10]



Throughput: I result per K clock cycle.

[4]

C) In vectoring mode, we initialize x=x, y=y, t=z, and iterate with $d_i = -sign(sign)$, which faces y tourns p.


At the end $z=z_{init}+1$ and (y/x)

t3]

d) Possible solution
Since the scaling factor is only for 7 iteration will be performed.

However, a better solution would be that only I iteration, will be performed, regardless at the accelebility of the scaling factor for I iteration.

2) ~)



a= 2 - 0 uo bits. just rewring.

C2 = 2.6.3, 0.3 needs infinite number of 6th under a finite anithmetic. Selection of 3 lits: 0.3 \times 0.010, and I need to check the impact on the transfer function of the FIR.

C3 = 3, => 110, 2 6th

Result of C1 muld. input KKKKKKKK D D: decinal po

adder 1: ******* O

c)


Perch: 12 6th., one of them destand.

[13]

b) The current thoughput is I result/dell cycle. However the custical path is lug. Addition of pipline stages treeps lucreaces the frequency = said the throughput.

add reg. after the unds and adder 1. Note, after the unds add two reg. (1)

How over her HI, specific choice of coeffs, the high stage of the pipeling on be are deal, due to simple rendrating rendrating of the numb.



[3]

Throughput: 3 clock cycles you roult.

Cooklevonle + calculation for

DRAM

SPAM

·faster

· no refresting

· uses GT

DRAM


· reflecting is needed

· mae dense

· was 1 T

[5]

I) The memory array cell hunded be as square as possible I need a menny 16 x4 - 8 x (2x4)



c) The predecodor has 8 output, each one is a function of 3 luputs. => 8 4-LUTs.

T5)

d) To detect a single emm is to use a parity bit.

I will use an even parity, so used to check whether the veceived number of 13 is an even number. If yes no then a single ever has occured.


luttal many: 16x4 6its. Current many his 16x3 6its.

Ts]

4) a) 1 have 4 states, , , 1	need 2	- 0 - H
------------------------------	--------	---------

A	١2	So	N),	いん
8	8	c	0	0
8	C	1	0	١
0	١	6	1	O
0	1	1	1	ı
l	၅	G	0	1
1	0	١	1	0
ı	ı	0	1	1
((1	0	0
			1	

$$NS_1 = \overline{A} S_1 S_0 + \overline{A} S_1 S_0$$



each US; its a hardien of 3 inputs. So In to tall I need 2-4-LTS.


() The problem is that A can cause a change dung the setup-hold which I the 2 It. This will come the system to become metastable, and may go not to the proper state. A possible solution is to add a syndrominer.

Multiple dods domestes me not needed, as the system change, with the transition of A.

Too possible solutur. : a) using 1 ff.

The soluction departs on the solution given in part ().

4) for 1 D-44




Assumi the two LUTS how the same delay, consider only one path.


$$tr = \frac{38 \cdot 10^{9}}{1.10^{-9}} + tr = \frac{1000}{1000} + tr = 5 \cdot 10^{-9} - 10 \cdot 10^{-9} - 2 \cdot 10^{-9} = 38 \cdot 10^{-9}$$

UTBF = $\frac{28 \cdot 10^{-9}}{1.10^{-9}} + \frac{1000}{1000} + \frac{$

d) i'1 = p1.



Then fr+ts = T -06=---



[4]

b) There are 9 output signals out of FA, which are both functions of 3 Gooden variables. Thus, total number of 4-LUTS is 2.

[4]


C) Both outputs will have the same propagation delay.

The cotte critical path is from the eff of the imput may
to the ICI on the certaint register.

for the maximum type only the setup eq. needs to be considered.

\$++\frac{1}{p}+\frac{1}{5} < T => T>5+2+10=>

The full carry bol aheard looks at all the bits of the



Each astylet is a hunch of 4 Goolean variables, so 9 4-ltt, are needed.

[4]

() The critical pull is her any of the impacts, to any - I the artests.

top + tp + H <T = D T >17 use.

[4]

[was theory] 6) x) since x takes value in that range, it needs 4 bits for the integer pant and 2 bits for the declared part. The uningum sale of fix) is 1, when the maxim is round (e15,45) = 6990510 = A

log, A = 22.72 = D So we need 23 6th to represent fix).

[10]

b) The number of entry me 26 = 64, so I need 64 x 23 many. Out of the available configuration I need 512×36, uning of pand of the morning.

c) lucreme by one bit at the Input doubles the nuclear of entries. so and the memory. Incres 67 are 6it at the cutput, increases the meny

site by the number of entries

d) for marinut throughput, it should be pipelind.

