Moster copy

Paper Number(s): E1.9A

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2007** 

ISE Part I: MEng, BEng and ACGI

CORRECTED COPY

PRINCIPLES OF COMPUTERS AND SOFTWARE ENGINEERING (PART A) INTRODUCTION TO COMPUTER ARCHITECTURE

Wednesday, 23 May 2:00 pm

Time allowed: 1:30 hours

There are FOUR questions on this paper.

Question 1 is compulsory and carries 40% of the marks.

Answer Question 1 and two others from Questions 2-4 which carry equal marks (30% each).

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s): Clarke, T.

Second Marker(s): Constantinides, G

© University of London 2007

Special	information	for	invigilators:
Special	mioi mation	IUI	mvignators.

The booklet Exam Notes 2007 should be distributed with the Examination Paper.

### Information for candidates:

The booklet Exam Notes 2007, as published on the course web pages, is provided and contains reference material.

Question 1 is compulsory and carries 40% of marks. Answer only TWO of the Questions 2-4, which carry equal marks.

### The Questions

### 1. [Compulsory]

- a) Perform the following numeric conversions:
  - (i) 1111<sub>(16)</sub> into decimal
  - (ii) 1111<sub>(10)</sub> into hexadecimal
  - (iii) E2<sub>(16)</sub> two's complement 8 bit hexadecimal into signed decimal
  - (iv)  $-3_{(10)}$  into 8 bit two's complement octal.

[4]

- b) Derive in hexadecimal the IEEE-754 representations for:
  - (i) 20.5
  - (ii) -2.0625

What is the maximum error when converting a real number close to 20.5 into the nearest possible IEEE-754 number?

[6]

c) The ARM assembler in Figure 1.1 is executed from START with r0 - r14 initially 0. For each instruction executed until label FINISH, determine any changes in value of registers R0-R14, memory locations, and condition flags.

[5]

d) A given RISC CPU architecture has identical timing for all non-branch instructions. A throughput of 10<sup>7</sup> instructions per second and instruction latency of 400ns is observed during execution of a section of code without branches. Explain how this throughput is possible. Calculate the CPU throughput when executing code with one branch every three instructions, and 20% of branches correctly predicted.

[5]

```
START SUBS R0, R0, #12
ADD R1, R0, R0, lsl #3
RSB R3, R1, #0
STRB R0, [R3,#4]!
STRBPL R0, [R3],#10
FINISH
```

Figure 1.1

2.	a)	In the ARM architecture state, giving reasons, what are the conditions on PSR flags after an arithmetic instruction that indicate:  (i) unsigned overflow  (ii) two's complement signed overflow	[2]
	b)	Memory locations $2000_{(16)} - 20FF_{(16)}$ and $2100_{(16)} - 21FF_{(16)}$ contain two 64 word (2048 bit) two's complement numbers stored as a sequence of words least significant word first. Write efficient and compact ARM code using the minimum number of registers which will add these two numbers together, putting the result, stored similarly, in locations $2200_{(16)} - 22FF_{(16)}$ .	[4]
	c)	What is the speed of your code in cycles per byte written, assuming the timing information in Exam Notes 2007?	[3]
	d)	How would your answer to b) change if the numbers were stored in memory as a sequence of bytes LSB first and ordered:  (i) little-endian  (ii) big-endian	
		You need not write the new code.	[2]

Using LDM/STM instructions, with no limitation on registers used, write a faster solution to the problem in b).

e)

[4]

3.

a) Explain, with reference to ARM CPU datapath, why the ARM instructions in Figure 3.1 take the specified number of cycles to execute. You may assume that fetch and decode stages of execution are pipelined and therefore do not normally contribute to the total time.

[3]

b) State the difference between ARM rotate right, arithmetic shift right, logical shift right operations. Why are rotate left and arithmetic shift left operations unnecessary given logical shift left?

[3]

c) Write efficient ARM code to set R1 equal to R0 multiplied by 17, explaining how your code works.

[3]

d) Write a single efficient fragment of ARM code which sets all the bits of R1 as specified in Figure 3.2. Note that in this Figure (*a*:*b*) denotes the bit field from bit *a* to bit *b* and **NOT** performs a bitwise inversion.

[6]

Operation	Cycles
ADD Ra, Rb, Rc, Isl n	1
ADD Ra, Rb, Rc, lsl Rn	2

Figure 3.1

R1(31:30) := R0(1:0)
R1(29:27) := R0(31:29)
R1(26:20) := R0(26:20)
R1(15:0) := NOT R0(15:0)
$R1(19:16) := 1111_{(2)}$

Figure 3.2

- 4. This question relates to the ARM assembler code fragment TEST in Figure 4.1.
  - a) Write simplified pseudo-code equivalent to TEST.

[4]

b) What are the maximum and the minimum number of cycles taken by TEST, assuming the instruction timing given in the 2007 Exam notes?

[4]

c) Rewrite TEST using ARM conditional execution to minimise the total code size.

[4]

d) You are told that an ARM CPU has pipeline length of 5, and correct branch prediction for all unconditional branches taken, and conditional branches not taken. All non-branch instructions have the same timing as ARM7. State, giving reasons, your assumptions about branch timing on the new CPU. Calculate the maximum and minimum code execution time for TEST on the new CPU.

[3]

```
TEST
     CMP R0, R1
     BCS L1
     ADD R2, R3, R4
     ADDS R2, R2, R5
     B L2
     RSB R2, R3, R3, 1s1 #2
L1
     ADDS R2, R2, R5, lsl #1
L2
     BEQ L3
     RSB R2, R2, #0
     B L4
     ADD R2, R2, #100
L3
L4
```

Figure 4.1

## **EXAM NOTES 2007**

# Introduction to Computer Architecture Principles of Computing

# Memory Reference & Transfer Instructions

Minania		tie.
store byte	2B; note position	
STRB	LDREC; of EQ	7
		8 ~ 5

	LDMED r13l,(r0-r4,r6,r6); ! => write-back to register
	; higher reg nos go to/from higher mem addresses always
; higher reg nos go to/from higher mem addresses always	[E F][A D] empty full, ascending descending
; higher reg nos go toffrom higher mem addresses always [EIFI[AID] emptyffull, ascending descending	[IID][AlB] incridecr,after before

LDR	ro, [11]	; register-indirect addressing
DR.	r0, [r1, #offset]	; pre-indexed addressing
LDR	r0, [r1, #offset]!	; pre-indexed, auto-indexing
DR		; post-indexed, auto-indexing
LDR	5,	: register-indexed addressing
DR	r0, [r1, r2, IsI #shift]	; scaled register-indexed addressing
DR	r0, address_label	; PC relative addressing
ADR	r0, address_label	; load PC relative address

R2.1

# ARM Data Processing Instructions Binary Encoding

Opcode [24:21]	Mnemonic Meaning	Meaning	Effect	
0000	AND	Logical bit-wise AND	Rd:=Rn ANDOn2	E
1000	EOR	Logical bit-wise exclusive OR	Rd:= Rn FOR On?	
0100	SUB	Subtract	Rd:=Rn - On2	
1100	RSB	Reverse subtract	Rd:= Op2 - Rn	Op-codes
0010	ADD	Add	Rd:= Rn + On2	
0101	ADC	Add with carry	Rd:= Rn + On2 + C	AND
0110	SBC	Subtract with carry	Rd:=Rn-On2+C-1	ANDEQ
0111	RSC	Reverse subtract with carry	Rd:=On2 - Rn + C - 1	ANDS
1000	TST	Test	Secon Rn AND On?	ANDEOS
1001	TEQ .	Test equivalence	Secon Rn FOR On?	
1010	CMP	Compare	Secon Ru - On 7	
1011	CMN	Compare negated	See on Rn + On2	o-> set nags
1100	ORR	Logical bit-wise OR	Rd Rn OR On?	
1101	MOV	Move	Rd := On2	
1110	BIC	Bit clear	Rd := Rn AND NOT On?	
	MWN	Move negated	Rd = NOTOm?	

# Conditions Binary Encoding

Opcode [31:28]	Mnemonic extension	Interpretation	Status flag state for execution
0000	EQ	Equal / equals zero	Zset
1000	E	Not equal	Zelear
0010	CS/HS	Carry set / unsigned higher or same	Caset
0011	CC/LO	Carry clear / unsigned lower	Celear
0010	MI	Minus / negative	N Set
1010	PL	Plus / positive or zero	None
0110	NS	Overflow	Vact
1111	VC	No overflow	Velear
1000	H	Unsignedhigher	C set and Z clear
1001	SI	Unsigned lower or same	Colear or 7 set
010	GE	Signed greater than or equal	Negrals V
1011	LT	Signed less than	Nis not empl to V
100	GT	Signed greater than	Zelear and Nemale V
101	LE	Signed less than or equal	Z set or N is not equal to V
0111	AI.	Always	anv
1111	N	Never (do not use!)	2000

### Data Processing Operand 2

R2.2

Examples

ADD r0, r1, o MOV r0, op2	ADD r0, r1, op2 MOV r0, op2	ADD r0, r1, r2 MOV r0, #1 CMP r0, #-1 EOR r0, r1, r2, lsr #10 RSB r0, r1, r2, asr r3
Op2	Conditions	Notes
Rm		
#imm	imm = s rotate 2r (0 < s < 255, 0 < r < 15)	Assembler will translate negative values changing op-code as necessary Assembler will work out rotate if it exists
Rm, shift #s Rm, rrx #1	(1 ≤ s ≤ 31) shift => lsr,lsl,asr,asl,ror	rrx always sets carry ror sets carry if S=1 shifts do not set carry
Rm, shift Rs	shift => Isr Isl asr asl ror	shift by register velue (teles 2 acted)

Page 2 of 4

R2.3

### Multiply Instructions

MUL,MLA were the original (32 bit result) instructions

whether they are signed or + Why does it not matter unsigned?

 Later architectures added 64 bit results

Note that some multiply instructions have 4 register operands!

+ Multiply instructions must have register operands, no immediate constant

implemented more efficiently with data processing + Multiplication by small constants can often be instructions - see Lecture 10.

### NB d & m must be different for MUL, MULA

### ARM3 and above

unsigned multiply-acc (Rh:Rl) := (Rh:Rl)+Rm\*Rs signed multiply-acc multiply-acc (32 bit) unsigned multiply signed multiply multiply (32 bit) UMLAL rl, rh, rm, rs UMULLrl, rh, rm, rs SMULL rl,rh,rm,rs SMLAL rl,rh,rm,rs rd,rm,rs,rn rd, rm, rs MULA

Rd:= (Rm\*Rs)[31:0] + Rn Rd := (Rm\*Rs)[31:0] (Rh:Rl) := Rm\*Rs

(Rh:Rl) :=(Rh:Rl)+Rm\*Rs (Rh:RI) := Rm\*Rs

ARM7DM core and above

ISE1/EE2 Introduction to Computer Architecture

thro - 2-Apr-07

### Case does not matter anywhere (except inside strings) & prefixes hex constant: &3FFF

value numb - numb may be too large for a MOV operand

assembles to instructions that set r0 to immediate operand can be string or number in range 0-255

LDR r0, =numb

"string", &0d, &0a, 0 ; defines one or more bytes of storage. Each

0,1,&ffff0000,&12345;defines one or more words of storage

defines word of storage

880000000

MYWORD DCW MYDATA DCD

TEXT

ALIGN 200

defines bytes of zero initialised storage

defines a numeric constant

8

EQU

%

BUFFER

**Assembly Directives** 

forces next item to be word-aligned

R2.6

### **Exceptions & Interrupts**

SWI or undefined instruction M	MOVS pc, R14	Except
IRQ, FIQ, prefetch abort	SUBS pc, r14, #4	SVC,UNI
Data abort (needs to rerun Si failed instruction)	SUBS pc, R14, #8	Pig


opour mondoov	Shadow registers
SVC,UND,IRQ,Abort	R13, R14, SPSR
FIQ	as above + R8-R12

(0x introduces a hex constant)

		human and
Exception	Mo de	Vector address
Reset	SVC	0x00000000
Undefinedinstruction	CIND	0x00000004
Software interrupt (SWI)	SVC	0x00000008
Prefetch abort (instruction fetch memory fault)	Abort	OX000000C
Data abort (data access memory fault)	Abort	0x00000010
IRQ (normal interrupt)	IRQ	0x00000018
FIQ (fast interrupt)	FIQ	0x0000001C

Page 3 of 4


### Data Processing Instruction Binary Encoding



R2.7

# Multiple Register Transfer Binary Encoding

The Load and Store Multiple instructions (LDM / STM) allow betweeen 1 and 16 registers to be transferred to or from memory.



### Instruction Set Overview

	Data Processing PSR Transfer	Muttiply	Single Data Swap	Single Data Transfer	Undefined	Block Data Transfer	Branch	Coproc Data Transfer	Coproc Data Operation	Coproc Register Transfer	Software interrupt
3 0		₩.	R		XXXX				CRM	CRm	
4		-	-		-			offset	0	Ξ	1
8 7 3 4 3	Operand 2	1001	1001	offset		er List			8	В	
		Ks	0000		ŏ	Register List		CL#.	CP#	CP#	niccessor
11 21 51	Rd	Ν'n	Rd	Rd	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		offset	CPd	CRd	Rd	ignored by processor
9 16 15	Rn	Rd	R	Rn	XXXXXXXXXXX	Ð		Rn	CRn	CPm	
20 1	(I)	S)	0.0	W L			0	7	U	7	
17 77	epo	<	8	B		S W		N W	CP Opc	сР Орс	
4 73	Opcode	000000	0	D 4		Р		U d	Ü	D D	_
7	-	0 0 0	00010	-	-	_	-	_	1110	1110	1111
28 27 26 25 24 23 22 21 20 19	0 0	5	0 0	0.1	0 1 1	100	1.0.1	110	1.1	1 1	-
87 15	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond

# **Branch Instruction Binary Encoding**

Branch:

Branch with Link:

B{<cond>} label

BL{<cond>} sub routine label

0	-	1
	_	
	-	
	-	1
	-	
	L	
	L	
	L	
	L	
		ı with link
	Γ	<u>=</u>
		专
	Offset	Jink bit 0 = Brancl 1 = Brancl 2 = Brancl
	- 5	3ra 3ra
	-	Link bit 0 = Branc 1 = Branc
	-	0-
	-	1 1 1
	-	1 7 7
	-	1 1
	-	1 T
	_	
	L	
23		
24	,	-
25 24 23	_ =	
28 27		_
28		
	P	
	Con	
31		
- 1		_

The offset for branch instructions is calculated by the assembler:

+ By taking the difference between the branch instruction and the target address minus 8 (to allow for the pipeline).

This gives a 26 bit offset which is right shifted 2 bits (as the bottom two bits are always zero as instructions are word - aligned) and stored into the instruction encoding.

+ This gives a range of ± 32 Mbytes.

R2.10

### **ARM Instruction Timing**

Exact instruction timing is very complex and depends in general on memory cycle times which are system dependent. The table below gives an approximate guide.

Instruction	Typical execution time (cycles) (If instruction condition is TRUE – otherwise 1 cycle)
Any instruction, with condition false	1
data processing (all except register-valued shifts)	_
data processing (register-valued shifts)	2
LDR,LDRB	4
STR,STRB	4
LDM (n registers)	n+3 (+3 if PC is loaded)
STM (n registers)	n+3
B, BL	4
Multiply	7-14 (varies with architecture & operand values)

Page 4 of 4

### Solutions for E1.9/E2.19

A=analysis, D=design, C=calculated solution using taught theory, B=bookwork NB - marking will be 1 mark for every 2% indicated on question paper (max 50 marks) Solution to Question 1

36 minutes for the question => 9 minutes each part

+1 mantissa =  $2^{-23}$  -> quantisation =  $2^{-19}$  -> error =  $2^{-20}$ 

[1 mark 2<sup>-19</sup>, 2 marks 2<sup>-20</sup>]

```
a)
i) 4369
ii) 457
iii) -30
iv) -3<sub>(8)</sub> [8 bits] = 375
[1 mark each]

b)
seee eeee emmm mmmm mmmm mmmm
20.5=1010.1= 1.0101*16 -> sign=0, exp = 83, mant = 280000 -> 41A40000 [2 marks]
-2.0625=-10.0001=-1.00001*2->sign=1,exp=80,mant=040000->C0040000 [2 marks]
```

[6C/A]

c)

```
START SUBS R0, R0, #11 r0=-11, C=0,N=1,Z=0,V=0
ADD R1, R0, R0, lsl 3 r1=-99
RSB R3, R1, #0 r3=99
STRB R0, [R3,#2]! Mem8[101]:=-11, R3:=101
STRBPL R0, [R3],#10 not executed
FINISH
```

[5B]

d)
10<sup>7</sup> IPS, 400ns latency => pipeline of 4
0.333\*0.8 = frequency of pipeline stalls
Overall throughput = 10<sup>7</sup>/(1+4\*0.333\*0.8)= 4.84 MIPS

[5C]

### Solution to Question 2

### 27 minutes for the question

```
a)
(i) unsigned oflow => C=1. Unsigned ranges 0-255, > 255=> carry is set
(ii) signed overflow => V=1.
V= carry into sign bit xor C. C=> error +2^{32}, carry in to sign bit = error 2^*(-2^{31})=-2^{32}.
Hence no overflow if carry in = 0, C=0, or carry in=1, C=1
                                                                                      [2B]
b)
      MOV R0, #&2000
      ADDS RO, RO, #0 ; clear carry bit
      MOV R3, #64
LOOP
      LDR R1, [R0]
      LDR R2, [R0]
      ADDCS R1, R1, R2; carry in and out in C
      STR R1, [R0], #4; postincrement pointer for next iteration
      SUB R3, R3, #1; subtract without bsetting C
      ORRS R3, #0 ; test for 0 without setting C
      BNE LOOP
                                                                                      [4D]
c)
       (4+4+1+4+1+1+4) cycles for 4 bytes written => 19/4=4.75 cycles/byte
Small correction downwards due to BNE not being executed on last loop allowed but not
required.
                                                                                      [3C]
d)
(i) no change.
(ii) would have to read/write individual bytes, reversing normal order within each word, or
else swap bytes in registers
                                                                                      [2A]
```

### Solutions for E1.9/E2.19

```
e)
      MOV R0,#&2000
ADDS R1, R0, #£1000; clear carry bit
ADD R2, R1, #&1000;
       MOV R11, #16
       ; R0, R1, R2 address the three numbers
LOOP
       LDMIA {R3,R4,R5,R6},R0!
       LDMIA {R7,R8,R9,R10},R1!
       ADDCS R3, R3,R7
       ADDCS R4, R4, R8
       ADDCS R5,R5,R9
       ADDCS R6, R6, R10
       STMIA {R3,R4,R5,R6},R2!
       ADD R0, R0, #4
       SUB R11, #4
       ORRS R11, #0
       BNE LOOP
```

[4D]

### Solution to Ouestion 3

### 27 minutes for the question

a)
In the execute stage 2 read ports + 1 write port are available to register file (+ one special read/write port for pc INCREMENT). Thus the first instruction can be implemented in one cycle. Note that ALU & shifter are both contained in datapath so can be used in parallel. The second instruction requires read access to three registers so must require two cycles.

[3B]

The leftmost bit equals b0, b31, 0 for ror, asr, lsr respectively [1 mark]. Rol n = ror 32-n [1 mark]. asl n = lsl n [1 mark].

[3B]

c)

ADD R1, R0, R0 lsl 4

 $17 = 1+16=1 + 2^4$ . Multiplication by  $2^4$  can be implemented with shift of 4 bits left.

[3B/A]

d) ependently, without combining. I gave some credit for this if correct]

MOV R1, R0 ror 2

AND R1, R1, #&F8000000

BIC R2, R0, #&F8000000

EOR R2, R2, #&FFFF

ORR R2, R2, #&000F0000

ORR R1, R1, R2

[6D]

### Solution to Question 4 27 minutes for the question [1 mark for each condition correct, 1 mark for then+else part of each IF correct] If R0 >= R1 (unsigned comparison) Then (L1) R2 := R3\*3+R5\*2 Else R2:=R3+R4+R5 End If R2=0 Then R2:=R2+100 Else R2 := -R2 End [4A] Branches taken = 4 cycles (B). First IF = 3+B/4+B, second IF =1+B/2+B Hence min=4+2B=12, max=6+2B=14 [4A] c) To minimise code size make all code conditionally executed to reduce branches: TEST CMP R0, R1 BCS L1 ADDCC R2, R3, R4 ADDSCC R2, R2, R5 RSBCS R2, R3, R3, 1s1 #2 ADDSCS R2, R2, R5, ls1 #1 RSBNE R2, R2, #0 ADDEQ R2, R2, #100 [4 marks for correct code] This results in 8 cycles. [4D] Assume all instructions (including B) are one cycle except BCS/BEQ when taken. Assume these are 6 cycles. (will accept 5).

Max time is when both are taken: 4+12=16 cycles. (14 cycles if branch taken time = 5)

Min time is when both are not taken: 8 cycles.

[3A]

E1.9B Paper Number(s):

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2007** 

ISE Part I: MEng, BEng and ACGI

PRINCIPLES OF COMPUTERS AND SOFTWARE ENGINEERING (PART B) OPERATING SYSTEMS

Wednesday, 23 May 3:30 pm

Time allowed: 1:00 hour

CORRECTED COPY

There are TWO questions on this paper.

Answer ONE question.

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s): Demiris, Y.K.

Second Marker(s): Bouganis, C.

© University of London 2007

### The Questions

### Answer ONLY ONE of the following two questions

1.	(a)	Describe the priority-based scheduling algorithm, and list its advantages and disadvantages. Describe the two versions (preemptive and non-preemptive) of the algorithm.	[4
	(b)	Two processes A & B have critical regions Critical_A and Critical_B. Provide code for implementing Peterson's software solution to the mutual exclusion problem (i.e. not allowing Critical_A & Critical_B to be executed at the same time) for the two processes A and B.	[3
	(c)	In the context of a memory paging system, consider the following scenario:	
		<ul> <li>You have three available frames</li> <li>The reference string is 3-1-5-1-7-5-2-3-7-3</li> </ul>	
		Starting with empty frame contents, show the sequence of frame contents after each request, and count the number of page faults for each of the following page replacement algorithms:	
		<ul> <li>i. Optimal-page replacement</li> <li>ii. First in First Out replacement</li> <li>iii. LRU (Least Recently Used) page replacement</li> </ul>	[3 [3
	(d)	Describe the four conditions that must be present for a deadlock to occur.	[4

(a) Describe the First in - First Out, Page replacement, Optimal Page Replacement, and the Least Recently Used (LRU) page replacement algorithms, and describe their advantages and disadvantages

[3]

- (b) Describe how a least-recently-used page-replacement algorithm could be implemented using:
  - i. Counters. ii. A stack.

[2] [2]

(c) Consider the following set of processes, with their corresponding arrival times, duration, and priority levels [higher numbers indicate higher priority]:

Process	Arrival time (ms)	Duration (ms)	Priority level
A	0	3	4
В	3	4	3
C	6	1	0
D	8	5	10

Show the order of execution (including timing information) of the processes if the scheduler implements the following scheduling algorithms:

- (i) Round Robin with a time slice of 3 ms
  (ii) Priority-scheduling without preemption
- (iii) Priority-scheduling with preemption

[3] [3]

[3]

For each of the algorithms calculate the average waiting time, and the average turnaround time.

(d) Using semaphores, describe how you can enforce that the critical section of a process A will always be executed before the critical section of a process B.

[2]

(e) In the context of memory allocation, describe the "worst-fit" method of memory allocation and describe the reasoning behind its use.

[2]

### E1.9 – section B: Operating Systems Sample model answers to exam questions 2007

### Question 1

### (a) [bookwork]

Priority Based Scheduling Algorithm description:

A priority is associated with each process; CPU is allocated to the process with the highest priority. FCFS is used to resolve situations involving processes with equal priority. Priority can be static, or dynamic.

Advantages:

Takes into account external factors regarding the importance of the various processes

Disadvantages:

Might result in starvation of low-priority processes – this can be avoided using an aging procedure; processes that wait for too long have their priorities gradually increased.

The preemptive version allows a process to be removed from the processor if a process with higher priority enters the system; the non-preemptive version will allow the current process to complete first.

[4]

### (b) [Bookwork]

Turn is a character variable; Interested\_A and Interested\_B are boolean variables initially set to FALSE;

Interested\_A = TRUE;

Turn = 'B';

while (interested\_B = TRUE

AND Turn = 'B')

Do\_nothing;

Critical\_A;

Interested\_A = FALSE;

Interested\_B = TRUE;

Turn = 'A';

while (interested\_A = TRUE

AND Turn = 'A')

Do\_nothing;

Critical B:

interested\_B = FALSE:

[3]

### (c) [new computed example]

Optimal page replacement algorithm (5 page faults)

	3	1	5	1	7	5	2	3	7	3
Frame1	3	3	3		3		3			
Frame2	-	1	1		7		7			
Frame3	-	-	5		5		2			

[3]

### FIFO page replacement algorithm (6 page faults)

	3	1	5	1	7	5	2	3	7	3
Frame1	3	3	3		7		7	7		
Frame2	-	1	1		1		2	2		
Frame3	-	-	5		5		5	3		

### LRU (Least recently used) page replacement algorithm (7 page faults)

	3	1	5	1	7	5	2	3	7	3
Frame1	3	3	3		7		7	3	3	
Frame2	-	1	1		1		2	2	7	
Frame3	-	-	5		5		5	5	5	

- (d) [Bookwork] Four conditions must be present for a deadlock to occur:
  - Mutual exclusion: only one process may use a resource at a time.
  - Hold & Wait: A process may hold allocated resources while awaiting assignment of others
  - · No Preemption: No resource can be forcibly removed from a process holding it.
  - Circular wait: A closed chain of processes exist, such that each process holds at least one resource needed by the next process in the chain.

[4]

### QUESTION 2:

### (a) [bookwork]

Optimal page replacement: replace page that will not be used for the longest period of time.

- Advantages: Lowest page-fault rate of all algorithms can be used to evaluate relative performance of other page replacement algorithms.
- Disadvantages: Difficult to impossible to implement since we need to know the stream of requested pages in advance.

First in – First out replacement: replace the page that has been in memory for the longest time.

- Advantages: Easy to understand and implement (FIFO queue)
- Disadvantages: Suboptimal does not account for page usage.

Least-recently used: replace the page that has not been used for the longest time

· Advantages: Good performance


· Disadvantages: Not the easiest to implement.

[3]

### (b) [Bookwork]

- (1) [Counters] A global counter gets updated with every memory reference; each page has a counter associated with it. When a reference to a page is made, the contents of the global counter are copied to the associated counter. LRU algorithm searches through the pages and picks the one with the lowest counter value. [2]
- (2) [Stack] A stack of page numbers is kept; whenever a page is referenced, it is removed from the stack and placed on the top. Therefore, the top of the stack is the most recently used page, bottom of the stack is the LRU page. [2]

### (c) Round Robin - 3 ms




Average waiting time: (0+1+0+0) / 4 = 0.25 ms

Average turnaround time: (3+5+1+5)/4 = 14/4 = 3.5 ms

[3]


### Priority Scheduling (without pre-emption)



Average waiting time: (0+0+1+0) / 4 = 0.25 ms

Average turnaround time: (3+4+2+5)/4 = 14/4 = 3.5 ms

### Priority Scheduling (with pre-emption)



Average waiting time: (0+1+0+0) / 4 = 0.25 ms

Average turnaround time: (3+5+1+5)/4 = 14/4 = 3.5 ms

[3]

### (d) [Bookwork]

Initialise a semaphore to 0, and require process B to wait on it until A signals that it is complete:

Init(Sem, 0)

Process A:

Process B

Critical region

wait(Sem);

Signal(sem);

End

critical region;

signal(Sem);

End

[2]

(e) Worst-fit memory allocation algorithm: search through list of available memory holes, and allocate the largest memory hole that is available. The rationale: after allocating the request, the remainder of that hole might still be usable, while with methods such as "best-fit" the remaining space will be too small to be used.

[2]