

Paper Number(s): **E1.4**

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE
UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING
EXAMINATIONS 2002

EEE/ISE PART I: M.Eng., B.Eng. and ACGI

ANALOGUE ELECTRONICS I

Monday, 27 May 10:00 am

There are FIVE questions on this paper.

Answer THREE questions.

Time allowed: 2:00 hours

Examiners responsible:

First Marker(s): Holmes, A.S.

Second Marker(s): Vickery, J.C.

Corrected Copy

None

1. Figure 1 shows a common-emitter amplifier which is to be manufactured using transistors with a nominal β value of 100.
 - a) Determine the quiescent output voltage and the collector bias current when $\beta = 100$, taking into account the base current of the transistor. Explain why the bias conditions of this circuit are relatively insensitive to β variations. [6]
 - b) Draw a small-signal equivalent circuit of the amplifier, and hence show that the voltage gain may be written as:

$$\frac{-\alpha R_C}{r_e + R_E}$$

where α is the common-base current gain of the transistor, and r_e is its emitter resistance. Evaluate this expression, and also determine the small-signal input and output resistances of the amplifier. You may neglect the transistor's small-signal output resistance. [10]
 - c) By what ratio would the mid-band voltage gain of the amplifier be increased if the emitter resistor R_E were bypassed using a capacitor? [4]




Figure 1

2. The circuit shown in Figure 2a is to be used as a zero-crossing detector i.e. a circuit with a digital output that changes state whenever the input voltage passes through zero. The three transistors are matched and have $\beta = 100$.

- a) Explain briefly the operation of the circuit. [4]
- b) Choose the value of R_B such that, when V_{IN} is zero, 95 % of the collector current of Q2 flows in R_B . Assuming this value of R_B , choose R_C to give an output voltage of 2.5 V when $V_{IN} = 0$. [6]
- c) Using the macromodel shown in Figure 2b, or otherwise, show that the small-signal voltage gain of the overall circuit is given by:

$$A_v = -\frac{1}{2} g_{m1} (R_B // r_{be3}) \cdot g_{m3} R_C$$

where g_m and r_{be} are the usual BJT parameters, and the subscripts 1 and 3 refer to Q1 and Q3 respectively. Hence determine the range of input voltages for which the output lies between 4.5 V and 0.5 V. [10]




Figure 2a




Figure 2b

3. Figure 3 shows a single stage CMOS amplifier in which a p-channel MOSFET provides the active load for an n-channel MOSFET. The active load is biased using an externally applied voltage V_G .
- Choose the value of V_G to give a quiescent drain current of 0.4 mA. Also determine the quiescent output voltage of the circuit, and verify that both MOSFETs are saturated under quiescent conditions. [8]
 - Draw a small-signal equivalent circuit of the amplifier, and hence determine its small-signal voltage gain. Also calculate the small-signal input resistance of the circuit. You may assume the input capacitor is effectively short-circuit at signal frequencies. [8]
 - Determine the approximate range of output voltages over which both transistors will remain saturated. Show how, by adding one resistor to the circuit, the quiescent output voltage could be moved to the middle of this range. [4]




Figure 3

4. a) Figure 4a shows a BJT configured as a so-called *V_{BE} multiplier*, a two-terminal device that can provide a roughly constant terminal voltage over a wide range of currents.

Show that:
$$V = \left(\frac{R_1 + R_2}{R_1} \right) V_{BE} + I_B R_2 \quad \text{and} \quad I = I_E + \frac{V_{BE}}{R_1}$$

where V_{BE} , I_B and I_E are respectively the base-emitter voltage, base current and emitter current of the transistor. Which of the terms in the first equation needs to dominate in order for the voltage V to be only weakly dependent on the current I ? [8]

- b) Figure 4b shows a push-pull output stage in which a V_{BE} multiplier is used to set the quiescent current of the output transistors.

Neglecting the base current of Q_2 , choose the value of R_1 to give an emitter bias current of 2.5 mA in Q_1 . You will need to use the relation $V_{BE} = V_T \ln(I_C/I_S)$ where V_T is the thermal voltage. Assume a saturation current of $I_S = 10^{-14}$ A and a current gain of $\beta = 200$ for Q_1 , and use $V_T = 25$ mV.

Assuming your calculated value of R_1 , choose the value of R_2 such that the voltage across the V_{BE} multiplier produces a collector bias current of 2 mA in the output transistors. Assume $I_S = 10^{-13}$ A for Q_2 and Q_3 . [8]

- c) If Q_2 and Q_3 have $\beta = 50$, calculate the voltage across the V_{BE} multiplier and the emitter current of Q_3 when Q_2 is delivering 100 mA of output current into a load. [4]




Figure 4a




Figure 4b

5. For each of the four circuits in Figure 5 below, determine the operating modes of the transistor(s), and calculate the value of the current I or voltage V . State clearly any assumptions made in your calculations.





Figure 5

The four parts carry equal marks.

SOLUTIONS - MASTER E1.4

Analogue Electronics I 2002

1 a) Bias cct:



$$V_{BIAS} = \frac{20}{102} \times 10 = 1.96V$$

$$R_B = 20 // 82 = 16.08K$$

KVL:

$$I_E R_E + V_{BE} + I_B R_B = V_{BIAS}$$

\Rightarrow

$$I_E = \frac{V_{BIAS} - V_{BE}}{R_E + R_B / (1 + \beta)}$$

$$= \frac{1.96 - 0.7}{2.2K + \frac{16.08K}{101}}$$

$$= 0.534 \text{ mA}$$


Assuming $V_{BE} = 0.7V$

$$I_C = \alpha I_E = \frac{100}{101} \times 0.534 = \underline{\underline{0.529 \text{ mA}}}$$

$$V_{out} = 10 - 10 \times 0.529 = \underline{\underline{4.71 \text{ V}}}$$

β affects I_E only through $\frac{R_B}{1 + \beta}$ term, which is $\ll R_E$
 \Rightarrow immunity to β variations 6

b) SSEC:



$$r_{\pi} = \frac{\beta V_T}{I_C}$$

$$= \frac{100 \times 25}{0.529}$$

$$= 4726 \Omega$$

$$\text{KVL: } V_{in} = i_b r_{\pi} + i_e R_E \quad \dots \textcircled{1}$$

$$= i_b [r_{\pi} + (1 + \beta) R_E]$$

$$V_{out} = -\beta i_b R_C \quad \dots \textcircled{2}$$

$$\textcircled{2} / \textcircled{1} \Rightarrow \frac{V_{out}}{V_{in}} = \frac{-\beta R_C}{r_{\pi} + (1 + \beta) R_E} = \frac{-\left(\frac{\beta}{1 + \beta}\right) R_C}{\left(\frac{r_{\pi}}{1 + \beta}\right) + R_E} = \frac{-\alpha R_C}{r_e + R_E}$$

$$\text{Putting } r_e = \frac{4726}{101}, R_E = 2200, R_C = 10000, \alpha = \frac{100}{101} \Rightarrow \frac{V_{out}}{V_{in}} = \underline{\underline{-4.41}}$$

$$R_i = R_B // [r_{\pi} + (1 + \beta) R_E] = (16.08K // 227K) = \underline{\underline{15 \text{ K}\Omega}}, R_o = \underline{\underline{10 \text{ K}\Omega}} \quad 10$$

c) Gain with R_E bypassed is obtained by putting $R_E = 0$

i.e. give equation

$$A_v \rightarrow \frac{-\alpha R_C}{r_e} = \frac{-\beta R_C}{r_{\pi}} = \frac{-100 \times 10K}{4726 \Omega} = -212$$

$$\text{So Ratio} = \frac{212}{4.41} = \underline{\underline{48}} \quad 4$$

2 a) Q_1, Q_2 form differential pair, amplifying difference between V_{in} and zero. Q_3 provides additional voltage gain. Compound gain is very high, so Q_3 moves from full-on to full-off over narrow range of V_{in}

4

b) When $V_{in} = 0$, tail current divides equally between Q_1 and Q_2 , giving $I_{C2} = 500 \mu A$. (neglecting I_B here)

\Rightarrow require $I_{R2} = 475 \mu A$, and since $V_{R2} = V_{BE3} \approx 0.7 V$

$$\text{this implies } R_B \sim \frac{0.7 V}{475 \mu A} = \underline{\underline{1.474 k\Omega}}$$

With $I_{C2} = 500 \mu A$ and $I_{R2} = 475 \mu A$, $I_{B3} = 25 \mu A$

$$I_{C3} = \beta I_{B3} = 100 \times 25 \mu A = 2.5 mA$$

$$V_{out} = I_{C3} R_C, \text{ so for } V_{out} = 2.5 V \text{ require } R_C = \underline{\underline{1 k\Omega}}$$


6

c) Using standard results:

$$\text{Diff Amp has } A_d = \frac{g_{m1} R_B}{2}, \quad R_o = R_B$$

$$\text{C-E stage has: } A_v = -g_{m3} R_C, \quad R_i = r_{\pi 3}$$

\Rightarrow Overall macromodel is:



By inspection, overall gain is

$$\begin{aligned} \frac{V_{out}}{V_{in}} &= +A_d \cdot \frac{R_i}{R_i + R_o} \cdot A_v = \frac{g_{m1} R_B}{2} \cdot \frac{r_{\pi 3}}{R_B + r_{\pi 3}} \cdot (-g_{m3} R_C) \\ &= - \underline{\underline{\frac{g_{m1} (R_B \parallel r_{\pi 3})}{2} \cdot g_{m3} R_C}} \end{aligned}$$

$$I_{C1} = 500 \mu A \Rightarrow g_{m1} = 0.02 S$$

$$I_{C3} = 2.5 mA \Rightarrow g_{m3} = 0.1 S, \quad r_{\pi 3} = 1 k\Omega$$

$$R_B = 1.474 k\Omega, \quad R_C = 1 k\Omega \Rightarrow A_v = \underline{\underline{-596}}$$

For o/p swing of $\Delta V_{out} = 4 V$, corresponding ΔV_{in} is $\frac{\Delta V_{out}}{|A_v|} = 6.7 mV$

\Rightarrow range is -3.35 to $+3.35 mV$

10

3 a) For upper FET (assumed active):

$$I_D = K(V_{GS} - V_t)^2 = 0.1 \text{ mA/V}^2 \times (V_G - 10 + 1)^2 = 0.4 \text{ mA}$$

$$\Rightarrow V_G - 9 = \pm 2 \quad V_G = \cancel{11 \text{ V}} \text{ or } \underline{\underline{7 \text{ V}}}$$

Lower FET has $V_G = V_D = V_{OUT}$

$$\text{So } 0.4 \text{ mA} = 0.4 \text{ mA/V}^2 \times (V_{OUT} - 2)^2$$

$$\Rightarrow V_{OUT} - 2 = \pm 1 \quad V_{OUT} = \cancel{1 \text{ V}} \text{ or } \underline{\underline{3 \text{ V}}}$$


Check for saturation:

Upper FET requires $V_{DS} \leq V_{GS} - V_t$ $V_{DS} = 3 - 10 = -7$, $V_{GS} - V_t = 7 - 10 + 1 = -2$ OK

Lower FET requires $V_{DS} \geq V_{GS} - V_t$ $V_{DS} = 3$, $V_{GS} - V_t = 3 - 2 = 1$ OK

8

b) SSEC:



$$r_{o1} = r_{o2} = \frac{V_A}{I_D} = 250 \text{ k}\Omega$$

$$g_{m1} = 2K_1(V_{GS1} - V_{t1}) = 2 \times 0.4 \times 1 = 0.8 \text{ mA/V}$$

KVL @ $q_1 \Rightarrow$

$$g_{m1} V_{in} + \frac{V_{out}}{r_{o1}} + \frac{V_{out}}{r_{o2}} + \frac{V_{out} - V_{in}}{R_G} = 0$$

$$\Rightarrow A_v = - \left(g_{m1} - \frac{1}{R_G} \right) \cdot (r_{o1} \parallel r_{o2} \parallel R_G) = - \underline{\underline{88.8}}$$

(neglecting R_G gives -100)

$$R_{in} = \frac{V_{in}}{i_{in}} = \frac{R_G}{1 - A_v} = \underline{\underline{11.1 \text{ k}\Omega}}$$

8

c) Upper FET active provided

$$\overbrace{V_{OUT} - 10}^{V_{DS}} \leq \underbrace{-2}_{V_{GS} - V_t} \quad V_{OUT} \leq 8 \text{ V}$$

Lower FET active provided

$$\underbrace{V_{OUT}}_{V_{DS}} \geq \underbrace{3 + V_{in}}_{V_{GS}} - \underbrace{2}_{V_t}$$

Neglecting small change in V_{GS} due to i_f signal, latter condition is $V_{OUT} \geq 1$


So range is $1 \text{ V} \lesssim V_{OUT} \leq 8 \text{ V}$

Adding $2 \text{ M}\Omega$ resistor between G & S of lower FET will

shift quiescent V_G voltage to $\left(\frac{2+1}{2}\right) \times 3 \text{ V} = 4.5 \text{ V}$ as required

4

4 a)



$$\text{KVL: } V = V_{BE} + I_2 R_2$$

$$\text{But } I_2 = I_B + I_1, \text{ and } I_1 = V_{BE}/R_1$$

$$\Rightarrow V = V_{BE} + \left(I_B + \frac{V_{BE}}{R_1} \right) R_2$$

$$\text{or } V = V_{BE} \left(1 + \frac{R_2}{R_1} \right) + R_2 I_B$$

$$I = I_E + I_1 = I_E + \frac{V_{BE}}{R_1}$$

For stable V , want V_{BE} term to dominate over I_B term. 8

b) Ebers-Moll: $V_{BE} = V_T \ln \left(\frac{I_C}{I_S} \right)$

For an I_E of 2.5 mA in Q_1 , require $V_{BE1} = 25 \text{ mV} \times \ln \left(\frac{200 \times 2.5 \text{ mA}}{201 \times 10^{-14} \text{ A}} \right)$
 $= 656 \text{ mV}$

R_1 carries current $I_{R1} = 3 \text{ mA} - I_{E1} = 0.5 \text{ mA}$

$$\Rightarrow R_1 = \frac{656 \text{ mV}}{0.5 \text{ mA}} = \underline{\underline{1.31 \text{ k}\Omega}}$$

For $I_C = 2 \text{ mA}$ in Q_2, Q_3 , require $V_{BE2,3} = 25 \text{ mV} \times \ln \left(\frac{2 \text{ mA}}{10^{-13} \text{ A}} \right)$
 $= 593 \text{ mV}$

So, total voltage V across multiplier is $V = 2 \times 593 \text{ mV} = 1.186 \text{ V}$

$$V = V_{BE} \left(1 + \frac{R_2}{R_1} \right) + I_B R_2$$

$$\Rightarrow R_2 = \frac{V - V_{BE}}{I_B + V_{BE}/R_1} = \frac{1.186 - 0.656}{\frac{2.5 \times 10^{-3}}{201} + 0.5 \times 10^{-3}} = \underline{\underline{1.034 \text{ k}\Omega}}$$

8

c) $I_{E2} = 100 \text{ }\mu\text{A} \Rightarrow I_{B2} = \frac{100}{51} = 1.96 \text{ }\mu\text{A}$

So, current I in V_{BE} multiplier is $3 - 1.96 = 1.04 \text{ mA}$

Assume current in R_1 hasn't changed, \leftarrow NB: a bit tricky (ASH)

Then $I_{E1} = 1.04 - 0.5 = 0.54 \text{ mA}$

and $V_{BE1} = 25 \text{ mV} \times \ln \left(\frac{200 \times 0.54 \text{ mA}}{201 \times 10^{-14} \text{ A}} \right) = 618 \text{ mV}$
 $\Rightarrow V = \underline{\underline{1.109 \text{ V}}}$

$$V_{BE2} = V_T \ln \left(\frac{100 \text{ }\mu\text{A}}{10^{-13} \text{ A}} \right) = 691 \text{ mV}$$

$$\Rightarrow V_{BE3} = 1.109 - 0.691 = 418 \text{ mV} \Rightarrow I_{E3} = \frac{51}{50} \times 10^{-13} \times \exp \left(\frac{418}{25} \right) = \underline{\underline{1.9 \text{ }\mu\text{A}}} \quad 4$$

- 5 a) Class B o/p stage with resistive load to GND and $V_{IN} > +V_{BE} \Rightarrow$ Upper Q ACTIVE ; lower Q CUT-OFF

$$V_{OUT} \approx V_{IN} - V_{BE} \approx 3.3V \Rightarrow I = \frac{3.3V}{1k\Omega} = \underline{\underline{3.3mA}}$$

assuming $V_{BE} \approx 0.7V$

5

b)  $I_{B1} = \frac{5 - 1.4}{120k} = 30 \mu A$

if both active, then $I = \beta I_{B1} + \beta(1+\beta)I_{B1} = \beta(\beta+1)I_{B1}$
 $= \underline{\underline{78mA}}$

Check modes: $V_C = 10 - 0.078 \times 100 = 2.2V$

\Rightarrow Assumption OK and both Qs ACTIVE

5

c) $V_{DD} = 6V > V_{t1} + V_{t2} \Rightarrow$ Both FETs conducting

Both have $V_{GS} = V_{DS} \Rightarrow$ UPPER IS TRIODE ($V_t < 0$)
 LOWER IS ACTIVE ($V_t > 0$)

For upper: $V_{GS} = V_{DS} = 6 - V$ and $V_t = -2$

$$\Rightarrow I_D = k_n [2(6 - V + 2)(6 - V) - (6 - V)^2]$$

$$= k_n [6 - V][10 - V]$$

For lower: $V_{GS} = V_{DS} = V$ and $V_t = 1$

$$\Rightarrow I_D = k_L (V - 1)^2$$

Solving for $V \Rightarrow V = 59/14 = \underline{\underline{4.214V}}$

5

d) Assume active initially

$$I_D = K(V_{GS} - V_t)^2 = 0.25 \times (3 - 1)^2 = 1mA$$

But this would imply $V = 3 - 2k \times 1mA = 1V < V_{GS} - V_t$

\Rightarrow FET must be in TRIODE region

Now have $I_D = K[2(V_{GS} - V_t)V_{DS} - V_{DS}^2] = \frac{3 - V}{2k\Omega}$

$$\Rightarrow \frac{1}{4}[2(3 - 1)V - V^2] = \frac{3 - V}{2}$$

$$4V - V^2 = 6 - 2V$$

$$V^2 - 6V + 6 = 0 \Rightarrow V = 3 \pm \sqrt{3}$$

+ sign not possible ($> 3V$), so

$$V = \underline{\underline{(3 - \sqrt{3})V}}$$

5