Master Copy

E3.06 AC5 **ISE3.5**

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2009**

MSc and EEE/ISE PART III/IV: MEng, BEng and ACGI

VHDL AND LOGIC SYNTHESIS

Thursday, 7 May 10:00 am

Time allowed: 3:00 hours

There are FOUR questions on this paper.

Question 1 is COMPULSORY Answer question 1 and any TWO of questions 2-4 Question 1 carries 40% of the marks, questions 2-4 each carry 30% of the marks.

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s): T.J.W. Clarke, T.J.W. Clarke

Second Marker(s): C. Bouganis, C. Bouganis

Special Information for Invigilators: none.

Information for Candidates

VHDL language reference can be found in the booklet VHDL Exam Notes.

Unless otherwise specified assume VHDL 1993 compiler.

All packages that must be explicitly referenced with USE, e.g. IEEE.numeric_std, must be explicitly noted in each answer: semantically correct LIBRARY and USE statements may be omitted where this is done.

The Questions

Question 1 is COMPULSORY, and carries 40% of the total marks

1.

a) For each of the 4 VHDL processes P1, P2, P3,P4 in *Figure 1.1* indicate whether the process synthesises without error. State briefly the reasons for any errors during synthesis. If synthesis is possible state what is the driven signal list and whether the pre- and post-synthesis VHDL has similar function.

[4]

b) Write a synthesisable VHDL architecture for entity *count* in *Figure 1.2* which implements a positive edge clocked register such that the output *q* is as defined in Figure 1.2, where input *x* is interpreted as a signed integer.

[4]

c) You are given a VHDL package *data* in library MYMATH which defines constant array *values* as in *Figure 1.3*. Write a VHDL entity and architecture that uses *values* to implement a 1024 word X 10 bit ROM. All elements of *values* are non-negative and less than 2¹⁰.

[4]

d) Draw the waveform diagrams of the outputs of P4 in *Figure 1.4*, annotating all transitions in the first 21 ns of simulation with time and simulation delta, assuming that clk waveform is as shown in *Figure 1.5*. For example the annotation $4ns+2\Delta$ means the third simulation delta at physical time 4ns.

[8]

```
P1:PROCESS(x,y)
                                               P3: PROCESS (x,y,z)
                      P2:PROCESS(x,y,z,w)
BEGIN
                      BEGIN
                                               BEGIN
  IF z = '1' THEN
                                               WAIT UNTIL x'EVENT AND x='0';
                         x \le y AND w;
    a <= x;
                         y <= z;
                                                   clk \le y + z;
  ELSE
                         z <= x;
                                               END PROCESS P3;
                     END PROCESS P2;
    a <= y;
  END IF;
                                               P4:PROCESS(x)
END PROCESS P1;
                                               BEGIN
                                                  x(0 \text{ TO } 3) \le \text{not } x(1 \text{ TO } 4);
                                               END PROCESS P4;
```

Figure 1.1

ENTITY count IS PORT (
<pre>q : OUT unsigned(9 DOWNTO x: IN signed(2 DOWNTO 0); clk,reset : std_logic</pre>	0);
); END count;	

reset _n	q_n	q_{n+1}	
0	don't care	0	
1	q	q + x	

 x_n , q_n denote the value of x, q in the nth cycle of clk.

Figure 1.2

```
PACKAGE data IS

TYPE romtype IS ARRAY (0 TO 1023) OF INTEGER;

CONSTANT values: romtype := (

0, 11, 23, ..., 987, 1
);

END PACKAGE data;
```

Figure 1.3

Figure 1.4

Figure 1.5

Students must answer TWO out of Questions 2-4. Each question carries 30% of total marks.

2.

a) Write a VHDL architecture for entity *control* in *Figure 2.1* which implements the FSM state transitions illustrated in *Figure 2.2*.

[12]

b) Implement additional hardware in your architecture which ensures that, in state a, x is identical to y, in state b, x is identical to z, and in any other state, x holds its value from the *previous* state, as shown in *Figure 2.3*.

[8]

```
USE IEEE.numeric_std.ALL
ENTITY control IS
PORT(
    x: OUT unsigned(31 DOWNTO 0);
    y, z: IN unsigned(31 DOWNTO 0);
    clk, p,q,r: std_logic
);
END control;
```

Figure 2.1




Figure 2.2

$state_n$	y_n	z _n	\mathbf{x}_{n-1}	X n
а	У	Z	X	У
b	У	Z	X	Z
c,e,f,d	У	Z	X	X

Figure 2.3

3.

a) Figure 3.1 shows the entity prng for a pseudo-random number generator implemented using a 16 bit shift register as shown in Figure 3.2. On the positive edge of clk the shift register bits move one position to the right, thus the new value of q(1) will be the old value of q(0). The block XOR implements an exclusive or function of all its inputs. The shift register must be initialised to equal 8 bit signed value seed when input init is '1'. Write a synthesisable VHDL architecture for prng.

[10]

b) Write a synthesisable VHDL architecture for entity $array_prng$ in Figure 3.3 which contains 10 prng blocks initialised with seeds 1 to 10. The output y is equal to the exclusive or of the q(15) outputs of all the prng blocks.

[10]

```
ENTITY prng IS
PORT( q : OUT std_logic_vector(15 DOWNTO 0);
    seed: IN std_logic_vector(7 DOWNTO 0);
    clk, init: IN std_logic );
END prng;
    Figure 3.1
```




Figure 3.2

```
ENTITY array_prng IS
PORT( y: OUT std_logic;
      clk, init: IN std_logic );
END array_prng;
```

Figure 3.3

4.

a) Figure 4.1 depicts a three level binary tree of combinational multipliers connected to multiply an array of eight 3 bit signed numbers x(0), ..., x(7). By considering the possible values of signed numbers at each stage in the multiplication, determine the width of each signal path and hence define VHDL types for x, y, z and w.

[5]

b) Using the types defined in part a, write an entity and synthesisable VHDL architecture implementing the multiplier tree in *Figure 4.1* with 3 bit signed inputs. Credit will be given for appropriate use of FOR LOOP constructs.

[12]

c) If the binary tree has n levels, with 3 bit signed numbers input to the first level, calculate the required length of the outputs from the m th level (m < n). State, giving reasons for your answer, whether it would be possible to implement this design in VHDL as an architecture to an entity with generic input n, using an outer loop that iterates over the n multiplier levels.

[3]




Figure 4.1

[END OF QUESTIONS]

VHDL & LOGIC SYNTHESIS

EXAM NOTES

SUMMER 2009

Statements - inside PROCESS body VHDL Sequential (Behavioural

O or more repetitions grouping brackets optional part Meta-language

statements which can also occur inside a PROCESS -See also the dataflow previous slide •

Sequential statements (except WAIT) take zero simulation time to execute 0

rariable := value ; -- variable assignment MAIT [ON signal] [UNTIL condition]; **JULL**; -- empty statement WAIT FOR time;

ELSIF condition THEN statements condition THEN statements ELSE statements]

-OR var IN range LOOP END LOOP;

WHEN OTHERS => statements] [WHEN case2 => statements] WHEN case1=> statements CASE var IS END CASE;

(Sequential also)

VHDL Dataflow statements

signal <= [TRANSPORT] value [AFTER time];

subprogram(para1 [, para2 [, ...]]);

[ASSERT condition] REPORT message-if-false SEVERITY level];

level ::= note | warning | error | failure

8 meta-language grouping brackets - not VHDL

|abel: {ENTITY entity-name} | component-name GENERIC MAP(gen-map [, gen-map]) PORT MAP(port-map [, port map]);

ELSE value WHEN condition]

ELSE value

signal <= value WHEN condition

(Dataflow only)

[label :] PROCESS [(sensitivity-list)] **BEGIN** sequential statements process-declarations END PROCESS [label];

[, value WHEN OTHERS];

label :FOR var IN range GENERATE

dataflow-statements

END GENERATE:

dataflow-statements

END GENERATE;

5.1

IF condition GENERATE

[, value WHEN sel-case]

signal <= value WHEN sel-case

WITH se/ SELECT

[label :] BLOCK local-declarations **BEGIN dataflow-statements** END [label]; \$.2

& Design Units Signal Attributes

elapsed time from value of x before last or current TRUE if event x delayed by last event time del event Signal Attributes x uo Description Boolean TIME SIGNAL x has type T Expression Type x'DELAYED(del) X'LAST VALUE x'LAST_EVENT x'EVENT

Design Units ENTITY myentity IS GENERIC(signal-list); PORT(port-signal-list); declaration-statements PACKAGE mypackage IS dataflow-statements END [mypackage]; END myentity; END archname; declarations BEGIN

definitions ARCHITECTURE archname OF entityname IS PACKAGE BODY mypackage IS function and procedure body END PACKAGE BODY mypackage;

VHDL array syntax

unconstrained array type ::= STD_LOGIC_VECTOR | SIGNED | UNSIGNED | etc range ::= low TO high | high DOWNTO low | array_signal 'RANGE

SUBTYPE my_subtype IS unconstrained_array_type(range); INPE my_type IS ARRAY range OF base_type;

SIGNAL | VARIABLE | CONSTANT name : unconstrained_array_type(range);

-- array element on LHS or RHS my_array(range) -- array slice on LHS or RHS my_array(index)

val1, value2, value3) -- array value using element values specified via position on RHS index1=>val1, index2=>val2,, OTHERS=>valn) -- array value on RHS

array'HIGH array'LOW array'LENGTH array'RIGHT array'LEFT

array'RANGE (see definitions of range above)

2 of 4

8.3

FALSE if event on

Boolean

x'STABLE(tim)

x within time tim

8.4

VHDL Declarations

Declarations

CONSTANT cname: ctype := init_vat, SIGNAL sname: stype [:= init_val];

VARIABLE vname: vtype [:= init_val];

V: std_logic_vector

Key to Types

S X S -> B, B X B -> B (unary S->S, B->B)

(not is unary)

Logical

and, or, nand, nor, xor, xnor, not

<,<=,>,<= (scalar or discrete types)

(any type)

=/=

Relational

V <- I X V

sll.srl.sla.sra.rol.ror

Shift Left/Right Logical/Arithmetic

Shift

Rotate Left/Right

VHDL Operators

N: integer or real

S: std logic B: Boolean

I: integer

SHARED VARIABLE vname: vtype [:= init_val];

FILE fname: ftype [OPEN file_open_kind1S file_name_string];

TYPE tname: tspec,

1, 123, -3456 INTEGER

<non-negative integer> NATURAL

1.21, -0.033 REAL

CHARACTER "", "0",

"my string" STRING

BOOLEAN FALSE, TRUE

TIME 10.1 ns, 11 fs, 10 min (units fs, ps, ns, us, ms, s, min, hr) -- physical time constant

TYPE enumeration_type IS (value_name-1, value_name-2,, value_name-n); --enumeration type INTEGER RANGE low TO high -- fixed range integer type

5.5

Text File I/O VHDL

TYPE file_type IS FILE OF element-type;

FILE file_object: file_type OPEN file_open_kind1S file_name_string;

--"Automatic" file open & close in object declaration

-- TEXT file access uses Package

STD.TEXTIO

-Use statement required (but no library statement, since STD is always available

-Defines TEXT file type, LINE linebuffer

TYPE SIDE IS (right, left);

TYPE FILE_OPEN_KIND IS (read_mode, write_mode, append_mode); TYPE FILE_OPEN_STATUS IS (open_ok, status_error, name_error, mode_error);

file_open(VARIABLE status: OUT FILE_OPEN_STATUS; FILE £ TEXT: name: IN STRING; mode: IN FILE_OPEN_KIND := read_mode);

file_close(FILE f: TEXT);

endfile(FILE f: TEXT) RETURN boolean;

-- read the next line from f into line readline(FILE f. TEXT; line: OUT LINE);

FILE f. TEXT; line: INOUT: LINE); -- write a line from line to f, clearing line writeline(

value: OUT <any-type>); line: INOUT LINE; read(

line: INOUT LINE; write(

value: IN <any-type>; justified: IN SIDE := right; field: IN WIDTH := 0);

<any-type> ::= BIT, BIT VECTOR, CHARACTER, INTEGER, REAL, TIME, STRING

S Functions

<function header>;

[IMPURE] FUNCTION myfunc[(<par> {; <par> }")] RETURN rtype;

cpar> ::= [<pspec>] pname : [<fmode>] ptype ; -- omit <pspec> for value IN parameter functions can only have IN parameters

<function-declarations> <function-statements> <function header> IS

8.6

on vectors and fixed

range integers

V × V × S × V · S × V · N × V

త

Concatenation

abs N->N (both same type)

abs: absolute value

 $a^{**}b = a^b$

**: exponentiation

are synthesisable

Logical, Relational. Concatenation ops

N->N, N X N -> N (all same type)

Also in std_logic_arith for V X V -> V etc

Addition

N X N->N (all same type)

-

Multiply

N X N->N (all same type)

mod, rem Integer

Shift, Additive,

Procedures

END PACKAGE mypack; PACKAGE mypack IS

<function header> ::=

-- may omit <pspec> for VARIABLE OUT mode <fmode ::= IN | OUT | INOUT -- default mode is IN</pre>

PACKAGE BODY mypack IS

END PACKAGE BODY mypack; END FUNCTION;

<function-statement>::= <sequential_statement> RETURN expression;

grouping brackets O or more repetition optional part Meta-language \Leftrightarrow

- PROCEDURE as for FUNCTION but
 - No RETURN rtype in header
- OUT, INOUT parameters are WAIT allowed in body
- FUNCTIONS & PROCEDUREs can be allowed
- defined in package body without duplicating header in package in this case their scope is restricted to package body.
 - no brackets in header or function call. Functions with zero parameters have

Built-in functions

now -- returns current simulation time POS -- CHARACTER -> ASCII code VAL -- ASCII code -> CHARACTER

<scalar_type_name>'IMAGE(<value>) -- <value> -- printable string

3 of 4

TYPE brec IS RECORD

TYPE <record-type-name> IS finished, first: BOOLEAN; count: INTEGER; END RECORD.

RECORD

<fi>cfield-name-list> : <field-type>;
{<field-name-list> : <field_type> ;}
END RECORD; VARIABLE bb: brec; TEST: PROCESS

IF bb.finished OR bb.first THEN BEGIN

bb.count := bb.count+1;

END PROCESS TEST;

- typical uses, access string, access std_logic_vector, - but could be any type
type string_v is access string; - variable-length strings variable sv: string_v:= new string("0123"); -- newly created string "0123" variable sv1; --default value null;

report 'sv is initialised to: " & sv.all; — dereference to print sv.all: " abod", — must be same length, overwrites string but same pointer report "4th element of sv is:" & sv.(4); — dereference one element sv := new string("n is:" & integer image(n)); — new pointer, can be any length report 'sv is now: " & sv.all;

8.9

4 of 4

Access types Record &

- Record types can contain any other
- Signals, variables, constants, files,
- allow variable length arrays or strings Access types implement pointers, & array elements can have record type

(to be assigned to an access type object) ACCESS <access_type_base>;
NEW <init-value>; -- create new pointer TYPE <access-type-name> IS

If ac is an access type object:

ac.3) — dereference all of ac ac(3) — dereference 1 element of — array access type ac NULL — null pointer

E3.06 | It 7.5 | ACT

Master

VHDL 2009 SOLUTIONS A=Analysis, D = Design, B = Bookwork

Question 1 is COMPULSORY, and constitutes 40% of marks, 72 minutes time, 15 minutes per part.

Solution to Question 1.

1.

a)

P1: synthesises OK. Driven list a. Incomplete sensitivity list means that pre-synthesis code behaves **differently** from post-synthesis.

P2: cyclic assignment prevents synthesis.

P3: Cannot have sensitivity list and WAIT.

P4: synthesises OK, driven list x(0 to 3), pre & post synth code same.

[4A]

```
b)
LIBRARY IEEE;
USE IEEE.std_logic_1164;
USE IEEE.numeric_std;


ARCHITECTURE synth OF count IS
        SIGNAL q_int: signed(7 DOWNTO 0);
BEGIN

WAIT UNTIL clk'EVENT and clk='1';
IF reset='0' THEN
        q_int <= (OTHERS=>'0');
ELSE
        q_int <= q_int + x;
END IF;
        q <= unsigned(q_int);
END synth;</pre>
```

[4D]

```
c)
LIBRARY IEEE;
LIBRARY MYMATH;
USE IEEE.std logic 1164;
USE IEEE.numeric std;
USE MYMATH.data.ALL;
ENTITY rom IS
PORT ( addr: IN std logic vector (9 DOWNTO 0);
      data: OUT std logic vector(9 DOWNTO 0));
END rom;
-- NB could simplify code using unsigned addr & data but less standard
ARCHITECTURE synth OF rom IS
BEGIN
     data <=
     std_logic_vector(to_unsigned(values(to_integer(unsigned(addr),10));
END synth;
                                                                      [4D]
```

d)



[8A]

Students must answer two questions from questions 2-4, each question caries 30% of marks and takes 54 minutes.

Solution to Question 2

```
a)
 ARCHITECTURE synth OF control IS
 BEGIN
    TYPE fsmstate IS (a,b,c,d,e,f);
    SIGNAL ss, nss: fsmstate;
 P1: PROCESS(ss,z,y,p,q,r)
 BEGIN
       ns <= ss; --default
       CASE ss IS
       WHEN a => IF z=y THEN nss <= d;
                  ELSIF z > y THEN
                     nss <= b;
                  ELSE
                     nss <= e;
                  END IF;
       WHEN b | e => IF z > y THEN
                          nss <= c;
                       ELSIF x < y THEN
                         nss <= f;
                       END IF;
       WHEN c | f => IF p and q = '1' THEN
                          nss <= d;
                      END IF;
       WHEN d => IF r = '1' THEN
                    nss <= a;
                  END IF;
       END CASE;
END synth;
                                                                                [12B/D]
b)
P1: PROCESS(ss,xx,y,z)
BEGIN
    CASE ss IS
       WHEN a \Rightarrow x<=y;
       WHEN b \Rightarrow x \Leftarrow z;
       WHEN OTHERS => x <= xx;
    END CASE;
END
P2: PROCESS
BEGIN
    WAIT UNTIL clk'EVENT and clk='1';
    CASE ss IS
       WHEN a \Rightarrow xx \Leftarrow y;
       WHEN b \Rightarrow xx \Leftarrow z;
       WHEN OTHERS => NULL;
    END CASE;
END PROCESS P2;
```

[8D]

Solution to Question 3

```
a)
LIBRARY IEEE;
USE ieee.std logic 1164.ALL;
USE ieee.numeric_std.ALL;
ARCHITECTURE synth OF prng IS
  SIGNAL q_int: STD_LOGIC_VECTOR(15 DOWNTO 0);
BEGIN
      P1: PROCESS
      BEGIN
             WAIT UNTIL clk'EVENT and clk='1';
             IF init='1' THEN
                 q int <=std logic vector(resize(signed(seed),16))
                 q int(15 DOWNTO 1) <= q int(14 DOWNTO 0);
                 q int(0) <= q int(15) xor q int(13) xor q int(12) xor q int(10);
      END PROCESS P1;
      q <= q int;
END ARCHITECTURE synth;
                                                                            [10D]
ARCHITECTURE synth of array prng IS
   TYPE q array IS ARRAY (0 TO 9) OF std logic vector (15 DOWNTO 0);
   TYPE seed array IS ARRAY (0 TO 9) OF std_logic_vector(7 DOWNTO 0);
   SIGNAL qa: q array;
   SIGNAL sa: seed array;
BEGIN
FOR i IN 0 TO 9 GENERATE
   I1: ENTITY poly PORTMAP(q=>qa(i), seed=>sa(i), clk=>clk, init=>init);
   sa(i) <= conv std logic vector(i+1, 16);</pre>
END GENERATE;
P1: PROCESS(q)
   VARIABLE tmp: std_logic;
BEGIN
   tmp := '0';
   FOR i IN 0 TO 9 LOOP
     tmp := tmp xor qa(i)(15);
   END LOOP;
   y <= temp;
END PROCESS;
END ACHITECTURE synth;
```

[10D]

Solution to Question 4

a)

Each input x has range [-4,3]. the maximum result range is therefore [-12,+16]. Thus y requires 6 bits for signed representation. The range of the next level, z, is dominated by +256, and therefore requires 10 bits. Similarly w is dominated by 2^{16} and so requires 18 bits.

```
TYPE xa IS ARRAY (0 TO 7) OF std_logic_vector(2 DOWNTO 0);
TYPE ya IS ARRAY (0 TO 3) OF signed(5 DOWNTO 0);
TYPE za IS ARRAY (0 TO 1) OF signed(9 DOWNTO 0);
SUBTYPE wa IS std_logic_vector(17 DOWNTO 0)
```

[5B/A]

[2D]

```
b)
-- assume above types defined in package used here
ENTITY mult tree IS
PORT (
  x: IN xa;
  w: OUT wa;
END mul tree;
ARCHITECTURE synth Of mult tree IS
BEGIN
   SIGNAL y: ya;
  SIGNAL z: za;
P1: PROCESS(x,y,z)
VARIABLE tmpz: signed(11 DOWNTO 0); -- used to match sizes
VARIABLE tmpw: signed(19 DOWNTO 0);
BEGIN
  FOR i in 0 TO 3 LOOP
  y(i) \le signed(x(i*2))*signed(x(i*2+1));
  END LOOP;
  FOR i in 0 TO 1 LOOP
  tmpz := (x(i*2)*x(i*2+1));
  z <= tmpz(9 DOWNTO 0);
  END LOOP;
  tmpw \le (z(0)*z(1))(17 DOWNTO 0);
```

[10D]

In general case, after m levels we have width of $2^{m+1} + 2$ bits needed by the output. This design can't be implemented like this in a single loop because the signals needed are different widths - unless one maximum width of signal is used everywhere and it is assumed that synthesis will optimise widths. This would work.

[3A]

END PROCESS P1;

c)

END ARCHITECTURE synth;

w <= std logic vector(tmpw(17 DOWNTO 0));