Paper Number(s): E2.19

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2007**

EEE Part II: MEng, BEng and ACGI

INTRODUCTION TO COMPUTER ARCHITECTURE

Wednesday, 23 May 2:00 pm

Time allowed: 1:30 hours

There are FOUR questions on this paper.

Question 1 is compulsory and carries 40% of the marks.

Answer Question 1 and two others from Questions 2-4 which carry equal marks (30% each).

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s):

Clarke, T.

Second Marker(s): Constantinides, G

© University of London 2007

Special information for invigilators:
The booklet Exam Notes 2007 should be distributed with the Examination Paper.
Information for candidates:
The booklet Exam Notes 2007, as published on the course web pages, is provided and contains reference material.
Question 1 is compulsory and carries 40% of marks. Answer only TWO of the Questions 2-4, which carry equal marks.

The Questions

- 1. [Compulsory]
 - a) Perform the following numeric conversions:
 - (i) 1111₍₁₆₎ into decimal
 - (ii) 1111₍₁₀₎ into hexadecimal
 - (iii) E2₍₁₆₎ two's complement 8 bit hexadecimal into signed decimal
 - (iv) $-3_{(10)}$ into 8 bit two's complement octal.

[4]

- b) Derive in hexadecimal the IEEE-754 representations for:
 - (i) 20.5
 - (ii) -2.0625

What is the maximum error when converting a real number close to 20.5 into the nearest possible IEEE-754 number?

[6]

c) The ARM assembler in Figure 1.1 is executed from START with r0 – r14 initially 0. For each instruction executed until label FINISH, determine any changes in value of registers R0-R14, memory locations, and condition flags.

[5]

d) A given RISC CPU architecture has identical timing for all non-branch instructions. A throughput of 10⁷ instructions per second and instruction latency of 400ns is observed during execution of a section of code without branches. Explain how this throughput is possible. Calculate the CPU throughput when executing code with one branch every three instructions, and 20% of branches correctly predicted.

[5]

```
START SUBS R0, R0, #12
ADD R1, R0, R0, lsl #3
RSB R3, R1, #0
STRB R0, [R3,#4]!
STRBPL R0, [R3],#10
FINISH
```

Figure 1.1

2. In the ARM architecture state, giving reasons, what are the conditions on a) PSR flags after an arithmetic instruction that indicate: unsigned overflow two's complement signed overflow (ii) [2] Memory locations $2000_{(16)} - 20FF_{(16)}$ and $2100_{(16)} - 21FF_{(16)}$ contain two b) 64 word (2048 bit) two's complement numbers stored as a sequence of words least significant word first. Write efficient and compact ARM code using the minimum number of registers which will add these two numbers together, putting the result, stored similarly, in locations 2200(16)-22FF(16). [4] What is the speed of your code in cycles per byte written, assuming the c) timing information in Exam Notes 2007? [3] How would your answer to b) change if the numbers were stored in d) memory as a sequence of bytes LSB first and ordered: (i) little-endian (ii) big-endian You need not write the new code.

e) Using LDM/STM instructions, with no limitation on registers used, write a faster solution to the problem in b).

[4]

[2]

3.

a) Explain, with reference to ARM CPU datapath, why the ARM instructions in Figure 3.1 take the specified number of cycles to execute. You may assume that fetch and decode stages of execution are pipelined and therefore do not normally contribute to the total time.

[3]

b) State the difference between ARM rotate right, arithmetic shift right, logical shift right operations. Why are rotate left and arithmetic shift left operations unnecessary given logical shift left?

[3]

c) Write efficient ARM code to set R1 equal to R0 multiplied by 17, explaining how your code works.

[3]

d) Write a single efficient fragment of ARM code which sets all the bits of R1 as specified in Figure 3.2. Note that in this Figure (*a*:*b*) denotes the bit field from bit *a* to bit *b* and **NOT** performs a bitwise inversion.

[6]

Operation	Cycles
ADD Ra, Rb, Rc, Isl n	1
ADD Ra, Rb, Rc, Isl Rn	2

Figure 3.1

R1(31:	(30) := R0(1:0)
R1(29:2	(27) := R0(31:29)
R1(26:2	(20) := R0(26:20)
R1(15:0)	= NOT R0(15:0)
R1(19	$(:16) := 1111_{(2)}$

Figure 3.2

- 4. This question relates to the ARM assembler code fragment TEST in Figure 4.1.
 - a) Write simplified pseudo-code equivalent to TEST.

[4]

b) What are the maximum and the minimum number of cycles taken by TEST, assuming the instruction timing given in the 2007 Exam notes?

[4]

c) Rewrite TEST using ARM conditional execution to minimise the total code size.

[4]

d) You are told that an ARM CPU has pipeline length of 5, and correct branch prediction for all unconditional branches taken, and conditional branches not taken. All non-branch instructions have the same timing as ARM7. State, giving reasons, your assumptions about branch timing on the new CPU. Calculate the maximum and minimum code execution time for TEST on the new CPU.

[3]

```
TEST
     CMP R0, R1
     BCS L1
     ADD R2, R3, R4
     ADDS R2, R2, R5
     B L2
L1
     RSB R2, R3, R3, 1s1 #2
     ADDS R2, R2, R5, lsl #1
L2
     BEQ L3
     RSB R2, R2, #0
     B L4
L3
     ADD R2, R2, #100
L4
```

Figure 4.1

EXAM NOTES 2007

Introduction to Computer Architecture Principles of Computing

Memory Reference & Transfer Instructions

LDR load word
STR store word
LDRB load byte
STRB store byte
LDREQB; note position
; of EQ
STREQB

LDMED r131,(r0-r4,r6,r6); 1=> write-back to register STMFA r13, {r2} STMEQIB r2!,{r5-r12}; note position of EQ; higher reg nos go to/from higher mem addresses always [E|F|A|D] empty[full, ascending|descending | IIID][A|B] incr|decr,affer|before

LUK 0, [7]	; register-indirect addressing
r0, [r1, #offset]	; pre-indexed addressing
r0, [r1, #offset]!	; pre-indexed, auto-indexing
NESSES.	; post-indexed, auto-indexing
	; register-indexed addressing
DR r0, [r1, r2, lsl #shift]	; scaled register-indexed addressing
r0, address_label	; PC relative addressing
ADR r0, address_label	; load PC relative address

R2.1

ARM Data Processing Instructions Binary Encoding

Opcode [24:21]	Mnemonic	Meaning	Effect	
0000	AND	Logical bit-wise AND	Rd:=Rn ANDOn2	ï
1000	EOR	Logical bit-wise exclusive OR	Rd = Rn FOR On2	
0100	SUB	Subtract	Rd:=Rn - On2	33
0011	RSB	Reverse subtract	Rd:= On2 - Rn	Op-codes
0100	ADD	Add	Rd:=Rn+On2	
1010	ADC	Add with carry	Rd:= Rn + On2 + C	AND
0110	SBC	Subtract with carry	Rd:=Rn-On2+C-1	ANDEO
0111	RSC	Reverse subtract with carry	Rd:=On2.Rn+C-1	ANDS
1000	TST	Test	Secon Pri AND On	ANDEOR
1001	TEO .	Test equivalence	Secon Rn FOR On?	
1010	CMP	Compare	Secon Ru - On 7	
1011	CMN	Compare negated	See on Rn + On2	S=> set nags
1100	ORR	Logical bit-wise OR	Rd := Rn OR On?	
1011	MOV	Move	Rd:=On?	
1110	BIC	Bit clear	Rd := Rn AND NOT On?	
1111	MWN	Move negated	Rd = NOT On 2	

Conditions Binary Encoding

Opcode	Mnemonic	Interpretation	Status flag state for
07:16	extension		execution
0000	EQ	Equal / equals zero	Zset
1000	N	Not equal	Zelear
0010	CS/HS	Carry set / unsigned higher or same	Cset
0011	CC/LO	Carry clear / unsigned lower	Celear
0010	MI	Minus / negative	Nset
1010	PL	Plus / positive or zero	Nelear
0110	NS	Overflow	Vscf
0111	VC	No overflow	Velear
1000	H	Unsignedhigher	Cset and Z clear
1001	IS	Unsigned lower or same	Cclear or Z set
0101	Œ	Signed greater than or equal	Negrals
1011	LT	Signed less than	Nis not equal to V
1100	GT	Signed greater than	Zelear and Nemals V
1101	LE	Signed less than or equal	Zset or N is not eaul to V
0111	AI.	Always	anv
1111	NV .	Never (do not use!)	none

Data Processing Operand 2

R2.2

Examples

ADD I	ADD r0, r1, op2 MOV r0, op2	ADD r0, r1, r2 MOV r0, #1 CMP r0, #-1 EOR r0, r1, r2, Isr #10 RSB r0, r1, r2, asr r3
Op2	Conditions	Notes
Rm		
#imm	imm = s rotate 2r	Assembler will translate negative v

Op2	Conditions	Notes
Rm		
#imm	imm = s rotate 2r (0 ≤ s ≤ 255, 0 ≤ r ≤ 15)	Assembler will translate negative values changing op-code as necessary Assembler will work out rotate if it exists
Rm, shift #s Rm, rrx #1	(1 ≤ s ≤ 31) shift => lsr,lsl,asr,asl,ror	rrx always sets carry ror sets carry if S=1 shifts do not set carry
Rm, shiff Rs	shift => Isr,IsI,asr,asI,ror	shift by register value (takes 2 cycles)

Page 2 of 4

R2.3


Multiply Instructions

whether they are signed or MUL,MLA were the original (32 bit result) instructions + Why does it not matter

Later architectures added unsigned? 64 bit results

Note that some multiply instructions have 4

operands, no immediate constant



a Nisole Statement of the first of the first

unsigned multiply-acc (Rh:RI) := (Rh:RI)+Rm*Rs

Rd:= (Rm*Rs)[31:0] + Rn

multiply-acc (32 bit) unsigned multiply

rd,rm,rs,rn rd, rm, rs

MULA

multiply (32 bit)

ARM3 and above

(Rh:RI) := Rm*Rs

Rd := (Rm*Rs)[31:0]

[Rh:Rl] :=(Rh:Rl)+Rm*Rs

ARM7DM core and above

signed multiply-acc

signed multiply

UMLAL rl, rh, rm, rs UMULLrl, rh, rm, rs

SMULL rl,rh,rm,rs SMLAL rl,rh,rm,rs ISE1/EE2 Introduction to Computer Architecture

timo - 2-Apr-07

(Rh:RI) := Rm*Rs

value numb - numb may be too large for a MOV operand

assembles to instructions that set r0 to immediate ; operand can be string or number in range 0-255

LDR r0. =numb

string", &0d, &0a, 0 ; defines one or more bytes of storage. Each

0,1,&ffff0000,&12345; defines one or more words of storage

defines word of storage;

8,80000000 ALIGN 200

> MYWORD DCW MYDATA DCD

TEXT

defines bytes of zero initialised storage

defines a numeric constant

EQU

BUFFER

Assembly Directives

forces next item to be word-aligned

Case does not matter anywhere (except inside strings) & prefixes hex constant: &3FFF

R2.6

2.5

Exceptions & Interrupts


Exception	Return	
SWI or undefined instruction	MOVS pc, R14	Exce
IRQ, FIQ, prefetch abort	SUBS nc. r14. #4	SVC,L
		FIG
Data abort (needs to rerun	SUBS pc, R14, #8	
increase instruction		

Exception Mode	Shadow registers
SVC, UND, IRQ, Abort	R13, R14, SPSR
FIQ	as above + R8-R12

(0x introduces a

0x0000000C 0x0000001C 0x00000018 0x000000x0 0x000000x0 0x00000004 Vector address hex constant) Abort CND SVC IRQ FIQ Prefetch abort (instruction fetch memory fault) Data abort (data access memory fault) Software interrupt (SWI) IRQ (normal interrupt) Undefinedinstruction FIQ (fast interrupt) Exception

Data Processing Instruction Binary Encoding




Page 3 of 4

R2.7

Multiple Register Transfer Binary Encoding

The Load and Store Multiple instructions (LDM / STM) allow betweeen 1 and 16 registers to be transferred to or from memory.



Instruction Set Overview

Data Processing	Muttiply	Single Data Swap	Single Data Transfer	T	Block Data Transfer	Branch	Coproc Data Transfer	Coproc Data Operation	Coproc Register Transfer	Software Interrupt
	至	Pa		XXXX			_	CRM	CRM	
2	-	-	1.	=	1		offset	0	Ε	
Operand 2	1001	1001	offset		er List			8	8	
	Ks	0000		××	Register List		:CD#	A CE	(CP#)	ignored by processor
Rd	R.	Rd	Rd	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		offset	CRd	CRd	Rd	ignored by
Rn	Kd	R	Rn	XXXXXXXXXX	Æ		Rn	CRn	CPn	
CO.	S	0.0	<u>'</u>		W		7	v	7	
Opcode		8	B ≪		S		N W	СР Орс	CP Opc	
o	000000	0	P U		П	-	D L	-		\dashv
Ξ	0.0	00010	-	-	_	-		1110	1110	-
0 0	ð	0	0 1	0 1 1	1 0 D	101	1.10	-	-	=
Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond

Branch Instruction Binary Encoding

Branch:

B{<cond>} label

* Branch with Link:

BL{<cond>} sub_routine_label

E	
-	= Branch = Branch with link
Offset	Link bit 0 = Brancl 1 = Brancl Condition field
-	- Link b
- -]
Cond (0	
	0 1

The offset for branch instructions is calculated by the assembler:

 By taking the difference between the branch instruction and the target address minus 8 (to allow for the pipeline).

+ This gives a 26 bit offset which is right shifted 2 bits (as the bottom two bits are always zero as instructions are word – aligned) and stored into the instruction encoding.

This gives a range of ± 32 Mbytes.

R2.10

ARM Instruction Timing

Exact instruction timing is very complex and depends in general on memory cycle times which are system dependent. The table below gives an approximate guide.

Instruction	Typical execution time (cycles) (If instruction condition is TRUE – otherwise 1 cycle)
Any instruction, with condition false	1
data processing (all except register-valued shifts)	-
data processing (register-valued shifts)	2
LDR,LDRB	4
STR,STRB	4
LDM (n registers)	n+3 (+3 if PC is loaded)
STM (n registers)	n+3
B, BL	4
Multiply	7-14 (varies with architecture &
	Operation values

Page 4 of 4



A=analysis, D=design, C=calculated solution using taught theory, B=bookwork NB - marking will be 1 mark for every 2% indicated on question paper (max 50 marks) Solution to Question 1

36 minutes for the question => 9 minutes each part

```
a)
i) 4369
ii) 457
iii) -30
iv) -3_{(8)} [8 bits] = 375
[1 mark each]
                                                                                    [4C]
b)
seee eeee emmm mmmm mmmm mmmm mmmm
20.5=1010.1= 1.0101*16 -> sign=0, exp = 83, mant = 280000 -> 41A40000 [2 marks]
-2.0625=-10.0001=-1.00001*2->sign=1,exp=80,mant=040000->C0040000 [2 marks]
+1 mantissa = 2^{-23} -> quantisation = 2^{-19} -> error = 2^{-20}
[1 mark 2<sup>-19</sup>, 2 marks 2<sup>-20</sup>]
                                                                                  [6C/A]
C)
                                             r0=-11, C=0, N=1, Z=0, V=0
START SUBS
                   RO, RO, #11
                   R1, R0, R0, lsl 3
                                             r1=-99
      ADD
                   R3, R1, #0
                                               r3=99
      RSB
      STRB
                  RO, [R3,#2]!
                                               Mem8[101]:=-11, R3:=101
      STRBPL
                  RO, [R3],#10
                                               not executed
FINISH
                                                                                    [5B]
10<sup>7</sup> IPS, 400ns latency => pipeline of 4
0.333*0.8 = frequency of pipeline stalls
Overall throughput = 10^7/(1+4*0.333*0.8) = 4.84 MIPS
                                                                                    [5C]
```

Solution to Question 2

27 minutes for the question

```
a)
(i) unsigned oflow => C=1. Unsigned ranges 0-255, > 255=> carry is set
(ii) signed overflow => V=1.
V= carry into sign bit xor C. C=> error +2^{32}, carry in to sign bit = error 2*(-2^{31})=-2^{32}.
Hence no overflow if carry in = 0, C=0, or carry in=1, C=1
                                                                                      [2B]
b)
      MOV R0, #&2000
      ADDS RO, RO, #0 ; clear carry bit
      MOV R3, #64
LOOP
      LDR R1, [R0]
       LDR R2, [R0]
      ADDCS R1, R1, R2; carry in and out in C
       STR R1, [R0], #4; postincrement pointer for next iteration
       SUB R3, R3, #1 ; subtract without bsetting C
       ORRS R3, #0 ; test for 0 without setting C
      BNE LOOP
                                                                                      [4D]
c)
       (4+4+1+4+1+1+4) cycles for 4 bytes written => 19/4=4.75 cycles/byte
Small correction downwards due to BNE not being executed on last loop allowed but not
required.
                                                                                      [3C]
d)
(i) no change.
(ii) would have to read/write individual bytes, reversing normal order within each word, or
else swap bytes in registers
                                                                                      [2A]
```

Solutions for E1.9/E2.19

```
e)
      MOV R0,#&2000
      ADDS R1, R0, #£1000; clear carry bit ADD R2, R1, #£1000;
      MOV R11, #16
      ; RO, R1, R2 address the three numbers
LOOP
      LDMIA {R3,R4,R5,R6},R0!
      LDMIA {R7,R8,R9,R10},R1!
      ADDCS R3, R3,R7
      ADDCS R4, R4, R8
      ADDCS R5,R5,R9
      ADDCS R6, R6, R10
      STMIA {R3,R4,R5,R6},R2!
      ADD R0, R0, #4
       SUB R11, #4
      ORRS R11, #0
      BNE LOOP
```

[4D]

Solution to Question 3

27 minutes for the question

In the execute stage 2 read ports + 1 write port are available to register file (+ one special read/write port for pc INCREMENT). Thus the first instruction can be implemented in one cycle. Note that ALU & shifter are both contained in datapath so can be used in parallel. The second instruction requires read access to three registers so must require two cycles.

[3B]

b)

The leftmost bit equals b0, b31, 0 for ror, asr, lsr respectively [1 mark]. Rol n = ror 32-n [1 mark]. asl n = lsl n [1 mark].

ADD R1, R0, R0 lsl 4

 $17 = 1+16=1 + 2^4$. Multiplication by 2^4 can be implemented with shift of 4 bits left.

[3B/A]

d) ependently, without combining. I gave some credit for this if correct]

MOV R1, R0 ror 2

AND R1, R1, #&F8000000

BIC R2, R0, #&F8000000

EOR R2, R2, #&FFFF

ORR R2, R2, #&000F0000

ORR R1, R1, R2

[6D]

Solution to Question 4 27 minutes for the question [1 mark for each condition correct, 1 mark for then+else part of each IF correct] If R0 >= R1 (unsigned comparison) Then (L1) R2 := R3*3+R5*2Else R2:=R3+R4+R5 End If R2=0 Then R2:=R2+100 Else R2 := -R2End [4A] b) Branches taken = 4 cycles (B). First IF = 3+B/4+B, second IF =1+B/2+B Hence min=4+2B=12, max=6+2B=14 [4A] C) To minimise code size make all code conditionally executed to reduce branches: TEST CMP R0, R1 BCS L1 ADDCC R2, R3, R4 ADDSCC R2, R2, R5

[4 marks for correct code] This results in 8 cycles.

[4D]

d)

Assume all instructions (including B) are one cycle except BCS/BEQ when taken. Assume these are 6 cycles. (will accept 5).

RSBNE R2, R2, #0 ADDEQ R2, R2, #100

RSBCS R2, R3, R3, lsl #2 ADDSCS R2, R2, R5, lsl #1

Min time is when both are not taken: 8 cycles.

Max time is when both are taken: 4+12=16 cycles. (14 cycles if branch taken time = 5)

[3A]