DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2009**

MSc and EEE PART III/IV: MEng, BEng.and ACGI

ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Wednesday, 13 May 10:00 am

Time allowed: 3:00 hours

Corrected Copy

46

There are SIX questions on this paper.

Answer FOUR questions.

All questions carry equal marks

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s): C. Toumazou

Second Marker(s): E. Rodriguez-Villegas

1. (a) Voltage and current-sources are key components in analogue circuit design. Sketch a typical band-gap voltage reference circuit and prove that the temperature coefficient of the output voltage V_0 is zero if $V_0 = 1.283$ V. Assume the temperature coefficient of V_{BE} to be $-2.5 mV/^{\circ}C$, Boltzmann's constant $k = 1.38 \times 10^{-23}$ J/K and electron charge $q = 1.6 \times 10^{-19}$ C.

[11]

(b) Calculate the fractional temperature coefficient for the constant current generator of Figure 1.1 at room temperature, given that R is a polysilicon resistor with a temperature coefficient of 1500 ppm/°C.

[5]

(c) Explain qualitatively why the four-transistor voltage potential divider of Figure 1.2 can have smaller chip area than an equivalent two-transistor voltage potential divider with the same power consumption.

[4]




Figure 1.1

This question is continued on page 2.




Figure 1.2

- 2.
- (a) A fundamental limitation imposed on the Dynamic Range (DR) of any high performance A/D converter will ultimately be switch noise. Prove that the fundamental limit is given by,

$$DR = \frac{V_{ref}}{\sqrt{(10kTRf_c)}}$$

where V_{ref} is the reference voltage, k is the Boltzmann's constant, T is absolute temperature, R is switch resistance and f_c is the clock frequency of the switch. You may assume that the system settles in 10τ (where τ is the time constant), over one period of the clock frequency.

- [8]
- (b) A very high resolution analogue-to-digital converter is the oversampling converter sometimes referred to as the sigma-delta modulator. Sketch a typical architecture for such a converter and explain its principles of operation, in particular the feedback noise shaping mechanism.

[12]

- 3. (a) Sketch typical circuit diagrams for a two-stage cascoded and a single-stage CMOS opamp. Explain why the single-stage design has potentially much higher bandwidth than the two-stage design and in particular why it is not necessary to Miller compensate the single-stage architecture. Give one advantage and one disadvantage of the cascoded opamp.
 - (b) Estimate the low-frequency differential voltage gain, and, gain-bandwidth product of the two-stage CMOS op-amp shown in Figure 3.1. Aspect ratios of all devices are shown on the circuit. Assume all bulk effects are negligible. Device model parameters are given below.

(c) Explain qualitatively why the addition of a load capacitor to the output of a two-stage opamp degrades amplifier stability, whereas an additional load capacitor connected to the output of a single-stage op-amp improves amplifier stability.
[2]

CMOS TRANSISTOR PARAMETERS

MODEL PARAMETERS	Kp (μΑ/V2)	$\lambda(V^1)$	$V_{TO}(V)$
PMOS	20	0.03	-0.8
NMOS	30	0.02	1.0




Figure 3.1

[7]

- (a) Give one advantage and one disadvantage of each of the two CMOS current mirror circuits shown in Figures 4.1 and 4.2
 - (b) For the current mirror of Figure 4.2 derive this voltage swing in terms of device threshold voltage V_τ, clearly stating any assumptions you make.
 - (c) With the aid of a macromodel, explain the theoretical concept of current feedback and how it results in constant bandwidth application.

Q₁ Q₂

Figure 4.1




Figure 4.2

5. (a) Sketch the circuit for a differential switched-capacitor integrator and derive an expression for its transfer function.

(b) Figure 5.1 shows one section of a switched capacitor ladder filter. Based on this filter structure, design a 3^{rd} -order Chebyshev low-pass filter with a cut-off frequency of 5 kHz and a 1.0 dB pass band ripple. Assume a clock frequency of 100 kHz. Passive component values for the LC prototype, normalised to 1 rad/s, are $C_1 = C_3 = 2.0236$, $L_2 = 0.994$. In your analysis assume all integrators to be lossless.

[10]




Figure 5.1

6. (a) Under what operating conditions does the MOSFET of Figure 6(a) realise a linear floating resistor between terminals A and B? Show that under these conditions the equivalent resistance R_{AB} can be approximated by

$$R_{AB} = \frac{L}{KW(V_{GS} - V_T)}$$

stating any assumptions. All symbols have their usual meaning.

[5]

(b) Discuss three sources of non-linearity in the single MOSFET resistor realisation of Figure 4(a) and suggest one suitable circuit design to help eliminate one or more of these non-linear terms showing the necessary circuit analysis to confirm your design.

[5]

- (c) For the current mirror of Figure 6(b), derive the expression for minimum output voltage while still maintaining saturated devices. Derive this voltage in terms of device threshold voltage V_τ clearly stating any assumptions you make.
 [4]
- (d) Sketch a regulated cascode current-source and explain why the output resistance of the current source is higher than that of a standard cascode mirror.

[6]




Figure 6(a)




Figure 6(b)

2009 - EXAM

EJ.01 ACI

3rd Year Mar

Avalone 12 terroted (rough and Systems.

E3.01 AC1

SOLUTIONS

187 Makes

(. To matou

and Masher

E. Rodriguez

Olyghan I Q1 Bordgep, R2 123 5/5 VBEI = UBE2 + IZR3 13>>1 Suce UBEI -UBEI EVT La (III) Unen VozVBBB+RYR3VTh (IVIZ) PVTLn(I sts) -> assung Now - temp for dwo/dt=0, then dVBE3/dT = 社路の(型) Sunce dube = -2,5mV/00, VI=1:38x103 then (Rz) m (II) = 29 and so Vo= 1.283v For PTAT temperature coefficient of VT Concelle with negative temp (alherent

of Resurver

: TeF= 1 OUT/OT - 1/R OR/OT = YT -1500×10-6 @ ROOMT = 1833ppm/00 Fyre 1(b). Suce I = KW (VSS-UT) TV = Mane is 2PV finant poen (M/T) 1 crité. 16 NBI >> VT Men (W/L) emay Small (w)) swes (cross Chipages . Two bransvoter P.D has larger USS / transister than bur harsuler P.D los some Scryply. Vgs 2-trember. 4 honorma

P. 2

Q2/ Constraints

a) Dyrone Range & Vret/Nowe = 2 N

Switch

The Range of switch

drawing Capacitus

To downy Capacitus


= / 1

o. DR = Vret = 2n

Assume fc = /(iorc)

then solving for c swest


DR = 2n = Uret/JHTORC



Basic idea i that coorse qualization noise gels chaped by 1/(Hz) via frechach 8/8

Generalis HE) in an (ntegratur so noise 1) shaped differentially. This reduces requirements upon component accuraciós. The cahikahie actuals a negative feedback loop produces use coase estrate out Oscalation about the true valle of what, the digital little averges this course estrade to producce a fines approximation. The feedback DAE and boward integrals fore the quarkzation error to house a high brequery speakmen. The output of the distract by the in down sonfled ad gues a multips distal representation. Hun beginner qualization noise à reduced. Noise Proped anno ned per (B/M) of low brequery.

12



(MO) CY In a single-stage the man high impedence. node is at the output. Compensation is them provided via a load capacitores at the output. The internal poles at the louses impedence nodes are now seconday and will only affect the place martin. of the copolies. In a hoo-stage design, the requirement for a single him where impedance to

achieve bother sain means that the apple requier whered brequerces (mulos) Congerschan to be stable. Be come of in redorations of mediscreption in reduced.

The main advorte of a cascooled op-one is voltage gain, le man dissolvente i's CMUR or signal swords luntations.

08-Amp

Av1= -8m2/(302+904) (902+804)= ID2 (HOTAP) = 5x10-6x0102=2.5x10-7~1

8m2 = 25 B2 FD => B2 = 10 (12) = 7. JX10 AV 8m2 = 3.87×1655, A1=-154.9

A2 = -8m ((507+906)

(9067507) = IDG (ANPTAN) = 20×10 ×0.05 8m6 = 2 \ B6 IO6 => B6= \ (\w) = 1.6 \ (\ota/r) 8m6= 1.13 × 154, A2=113 ATOTAL = ALAZ = 17503 G. Bp= 8m2/2TT(c = 4.1MHz In 2-Stage load is and Pole herce

reducing load increases statuly (
but single stage loud borns donnat Pole
herce reasing land noveres bordular


au41. Advantages - 1762 frequency Erras Luguo noti Assedvange - very maccurdo Fy 4.2 - Ition sway (ascode Adoutse - Hoter output Sword than (alcode Hiscowalde - complex, poor brequerces personnee. horre 4:3 - Repulated Cascerdo Highest output sway Advorbge -Itypest output resistance vaccased of Tube Discopolise -Covert - www. feedbach leaded to potental ushability.

aluster 4

On 4- cort.

ontput Swig


Cuscul includes all sahrakan Voltages



Assumy equal L's

(r p.9

Qu'4 (st macromodel et Curet-feedboek op-onp. c).



From above
$$(Volvs) = (1+RF/R_i) \left[\frac{270}{RF+270}\right]$$

P.10

Oly Cor. substructe Z(T)s, and assume ZTOSSRF $\left(\begin{array}{c} VO | VS \right)_{SD} = \left(\begin{array}{c} 1 + RF \\ \hline P_1 \end{array} \right) \left(\begin{array}{c} 2TO \\ \hline 2TO + RF \end{array} \right) \left(\begin{array}{c} 1 \\ \hline 1 + JP / RP \end{array} \right)$ Assuma ZTOSSRF $\left(\frac{V_0}{V_3}\right)_{3\omega} = \left(\frac{1+R_F}{R_I}\right) \frac{1}{(1+3F/GB)}$ whee C.B= fp 2-10 Fpclosed = G.B/RF => defermed by RF

Gan determed by R,

Ac= (1+ RF)

Qus/

a) D. Herchal Wegrahis

$$V_2$$

(sv.,v2). = Q. (, [v,-v2)

Iav= fc (, [v,-v2]

fc = clock beginners

Dung \$2=> Iav=-Pc(v1-12)(1

:. Vo = -1 Jw(2 C(, [V,-V2]

 $\frac{1}{2} \left(\frac{\sqrt{2}}{\sqrt{1-\sqrt{2}}} \right) = -\frac{f_c}{\sqrt{2}} \left(\frac{C_1}{\sqrt{2}} \right) \approx \frac{C_2}{\sqrt{2}} = \frac{C_2}{\sqrt{2}} f_c$

P. 12

Lossy Integrals Q = (, Vin =) Iau=fc(, Vin Iu = - [fc (3 Vo + Jw (2 Vo)] :. fc (1/1/2= -[fc(3/0+1m(2/0) VIN = - [C3 VO + JWC2 VO] $\frac{1}{\sqrt{3}} = -\frac{C_1}{C_3} \left(\frac{1}{1 + \frac{C_2}{C_3}} \right)$ $\frac{1}{\sqrt{3}} = \frac{C_2}{\sqrt{3}} \left(\frac{1}{1 + \frac{C_2}{C_3}} \right)$

On section of LCR prohypre. acreed houstomaken Rules (Not really required but the bright shudels May relude) Nouctor Cookson uto delkenhad utordes. Inductor horsburnshow (L2/23) le = C/2/Cu Capacitor Transformation. where 122 is nomalismy dinny & colly Esche. Assung Us=1 Ca/Cu = fc(3) Several harbandra Ciz/Cu=fcli

p.14

Table values of (,, Lz ad (3 cre nomolyed to 1 and 15 = 2 Thp R= StCHZ (L=(3 = 2.0236/(2TI 5x13) = 6.44x105F 0.994/(2775×13) 3.164 X10-5 F For term whom Rs assure Qu= (R= (R= PF Men [(L = (e3 = 6.44 pF)]

(L = 3.164 pF)

73 m (20/20)

Ous Cont

Questien 6.

96

(06

Assumption is Unch if (VDS20) or (VDS < C VSS-VT) device acts is lived teston. From

IO = 120 [(VQJ-VT)VQJ - VQJ^2][1+VVQ]

BOT VQJ << (V&J-VT), Hom >VVQJ <<1)

SO IO = 1500 (VQJ-VT)VQJ

OR RAB = VQJ/IO = L/(tw(U&VJ))

Three sources of Non-Vineenty

(i) Landed due to UBS chapter VT

As regolar UBS due to bodo-elled.

18 VT = VTO + & [J-VBS+28F - J29F]

8 = buth threshold parameter

OF = Ferm-land potential

(ii) (mika due to VOI approaches (VQI-VT) horre schreater regram for logy positue VOI.

(iii) For laye voluer of Vos Une Vos? /a term whoduses vage Novalments.


3

(\$

0

Q6 cont Parallel crout - ellunates Voli2/2 tem. Di Acrahal Schame _au, Effects & Vos concelled. Double differential MOI EUmches 2 -V Ds ad VT V20 recm AN WE ob wa Also expect oraclyou of pericules cell. (7

Q6 cont.



 $(Vo)mn=2(\Delta V+VT)-VT$ $=2\Delta V+VT$

V3 TAX

Q3 cascoder VI here output resistare due # Q3 is lo3 > rd1, 8m3 &d3;

Transfer Q2 senges
Chaye in workse at
node (x) and
reduces there chare
by the loop opens

of the copylor (or ad Ib) herce the holder of the cult to Rout = Ros 8m2 rd 82 gm3 rds 3 rds 1 2 (8m2/go3)

Bt

6

p. 18.