
The Answers

1.

(a) [Bookwork]



First generation cell on the left. Single phase clock on S, it is a track and hold circuit. Major limitation is transistor mismatch (gain, size, temperature due to different power dissipation)

Second generation on the right. Two phase clock, during ϕ_1 it acts like a track circuit, during ϕ_2 it acts like a hold circuit.

[5]


[5]

- (b) [Interpretation] The step response is derived from the continuous time response of the current mirror. This is a single pole system with a pole at $\omega_0 = g_m / 2C_{gs} = \omega_T / 2$, so that the step response is $y(t) = 1 e^{-\omega_0 t} = 1 e^{-\omega_T t/2}$ [5]
- [Numerical example] Settling to 0.01% requires 9.2 time constants, so that the maximum sampling frequency is $f_S < f_T/19 \simeq 52 MHz$. Finally, the sampling theorem dictates that $f_B < f_S/2$. It follows that the signal frequency must be less than max $f_B = 26 MHz$.


(d) [Synthesis example] We can factor this as

$$Y_N = \frac{1}{3} ((2Y_{N-1} + X_{N-1}) + X_N) \Rightarrow y = \frac{1}{3} (z^{-1} (2y + x) + x)$$

A diagram for this is




This can be implemented with a two output 1^{st} gen.mirror with W(Q1)=2, and the y output W=1, the feedback output =2.



2.

[bookwork] A CFOA comprises a voltage follower from the non-inverting to the (a) inverting input, and a high gain transimpedance amplifier from the inverting input to the (voltage) output. A block diagram follows:



The slew rate is unlimited since it is proportional to the input current, which is only limited by the power handling of the device. In a conventional, voltage mode, op-amp, the slew rate is limited by the integrating node current supply.

[5]

[Interpretation] There are two transfer functions: The voltage buffer which has a (b)

 $H(s) = \frac{1}{1 + s\tau_R}$, and the transimpedance amplifier which consists of a current mirror, an

impedance and a voltage buffer, so:


 $T(s) = \frac{Z(s)}{(1+s\tau_M)(1+s\tau_B)}.$ Usually the transimpedance Z(s) is a shunt RC network, so $T(s) = \frac{Z_0}{(1+s\tau_M)(1+s\tau_B)(1+sZ_0C_0)} \approx \frac{1}{sC_0(1+s\tau_M)(1+s\tau_B)}$

$$T(s) = \frac{Z_0}{(1 + s\tau_M)(1 + s\tau_B)(1 + sZ_0C_0)} \simeq \frac{1}{sC_0(1 + s\tau_M)(1 + s\tau_B)}$$

At low frequencies this is an integrator. (or a dominant pole transimpedance amplifier)

[5]

[Extension of bookwork] The non-inverting amplifier can be analysed as (c)



$$\begin{split} &V_{out} = -Z(s)I_{-} \\ &I_{-} = \frac{1}{Z_{B}} (V_{-} - V_{in}) = \frac{1}{Z_{B}} \left(V_{in} \left(\frac{Z_{G} / / Z_{F}}{Z_{B} + Z_{G} / / Z_{F}} - 1 \right) + V_{out} \frac{Z_{B} / / Z_{G}}{Z_{B} / / Z_{G} + Z_{F}} \right) = \\ &= \frac{1}{Z_{B}} \left(\frac{-V_{in} \left(Z_{B} Z_{G} + Z_{F} Z_{B} \right)}{Z_{B} Z_{G} + Z_{F} Z_{B} + Z_{F}} + V_{out} \frac{Z_{B} Z_{G}}{Z_{B} Z_{G} + Z_{F}} Z_{B} + Z_{F} Z_{G}} \right) \Rightarrow \\ &V_{out} = \frac{-Z(s)}{Z_{B}} \left(\frac{-V_{in} \left(Z_{B} Z_{G} + Z_{F} Z_{B} \right)}{Z_{B} Z_{G} + Z_{F}} + V_{out} \frac{Z_{B} Z_{G}}{Z_{B} Z_{G} + Z_{F}} Z_{B} + Z_{F}} Z_{G} \right) \Rightarrow \\ &\frac{V_{out}}{V_{in}} = \frac{Z(s) \left(Z_{G} + Z_{F} \right)}{Z_{B} Z_{G} + Z_{F}} Z_{B} + Z_{F}} Z_{G} + Z_{G} + Z_{G} \right) Z_{G} \end{split}$$

[5]

Assuming a dominant pole $Z(s) = \frac{Z_0}{1+s\tau}$ we get

$$\frac{V_{out}}{V_{in}} = \frac{Z_0 (Z_G + Z_F)}{(1 + s\tau)(Z_B Z_G + Z_F Z_B + Z_F Z_G) + Z_0 Z_G} = \frac{Z_0 (Z_G + Z_F)}{Z_B Z_G + Z_F Z_B + Z_F Z_G + Z_0 Z_G} \frac{1}{1 + \frac{s\tau (Z_B Z_G + Z_F Z_B + Z_F Z_G)}{Z_B Z_G + Z_F Z_B + Z_F Z_G + Z_0 Z_G}}$$

If $Z_0 >> Z_B, Z_G, Z_F$ and $Z_B << Z_G, Z_F$

 $\frac{V_{out}}{V_{in}} \simeq \left(1 + \frac{Z_F}{Z_G}\right) \frac{1}{1 + \frac{s\tau(Z_B + Z_F)}{Z_O}}$ so that the gain depends on both Z_G and Z_F while the

bandwidth $\omega_{\rm B} = \frac{Z_{\rm 0}}{\tau \left(Z_{\rm B} + Z_{\rm F}\right)}$ only depends on $Z_{\rm F}$, $Z_{\rm B}$ and $Z_{\rm 0}$


- 3.
- (a) [bookwork]
- i. a CCII is a voltage and current controlled current source. It can be described as:

$$\begin{bmatrix} i_y \\ v_x \\ i_z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} v_y \\ i_x \\ v_z \end{bmatrix}$$

- ii. The 1st generation conveyor mirrors ix to iy. iy=0 in the 2nd generation conveyor.
- iii. an op-amp has 2 voltage inputs and a voltage output. A cc has a voltage input, a current input and a current output.
- iv. A CFOA has a voltage output
- v. A FET.


[5]

(b) [Mostly bookwork, some interpretation]



[10]

(c) [Synthesis Example] A grounded inductor between two gyrators is equivalent to a floating inductor. So What is required is:



Where each of the gyrators is the answer to biii

4.

a) [bookwork] On a closed loop of p-n junctions $\prod_{CW} J_C = \prod_{CCW} J_C$ (J are collector

current densities)

For this to be true we need:

- number of CW junctions= number of CCW junctions
- number of CW npn= number of CCW npn
- number of CW pnp= number of CCW pnp
- all junctions at the same temperature

[5]

b) [interpretation] Valid at subthreshold, same expressions and conditions as bipolar principle.

Advantages: low power, drain or source current can be used indiscriminantly

Disadvantage: Threshold voltage comes into play.

[5]

c) [computed example]

$$I_2 = I_{out} + I_6$$

$$I_{1}I_{2}I_{3}I_{4}I_{5} = I_{6}I_{7}I_{8}I_{9}I_{10} \Rightarrow z^{2}I_{1}I_{out}^{2} = z^{2}I_{3}I_{4}^{2} \Rightarrow I_{out} = I_{4}\sqrt{\frac{I_{3}}{I_{1}}}$$

if
$$|I_3| = \left| \frac{d}{dt} I_{in} \right| = \omega |I_{in}|$$
 and $|I_1| = \left| \int I_{in} dt \right| = \frac{1}{\omega} |I_{in}| \Rightarrow I_{out} \propto \omega I_{in}$

[10]

5.

a) [bookwork]
$$I_{im} = I_{s}e^{\beta V_{i}} \Rightarrow V_{i} = V_{T} \ln \left(I_{im} / I_{s}\right)$$

$$I_{C} + I_{0} = C \frac{dV_{C}}{dt} + I_{0} = I_{s}e^{\beta (V_{i} - V_{C})} = I_{im}e^{-\beta V_{C}}$$


$$I_{out} = I_{S}e^{\beta V_{1}} = I_{S}e^{\beta V_{C} + \ln \left(I_{0} / I_{S}\right)} = I_{S}e^{\beta V_{C}}I_{0} / I_{S} = I_{0}e^{\beta V_{C}} = I_{0}x$$

$$x = e^{\beta V_{C}}$$

$$\frac{dx}{dt} = \beta \frac{dV_{C}}{dt}x$$

$$C \frac{dV_{C}}{dt} + I_{0} - I_{in}e^{-\beta V_{C}} = 0 \Rightarrow \frac{C}{\beta x} \frac{dx}{dt} + I_{0} - \frac{I_{im}}{x} = 0 \Rightarrow \frac{C}{\beta} \frac{dx}{dt} + I_{0}x = I_{im}$$


b) [interpretation]



$$\begin{split} I_{C2} &= I_C - I_U = I_s e^{\beta V_{in}} / e^{\beta V_C} \Rightarrow I_{C2}' = \beta I_{C2} \bigg[V_{in}' - V_C' \bigg] \\ V_C' &= \frac{1}{C} I_C = \frac{1}{C} \Big[I_{C2} - I_U \Big] \\ I_{C2}' &= \beta I_{C2} \bigg[V_{in}' - V_C' \bigg] = \beta I_{C2} \bigg[V_{in}' - \frac{1}{C} \big[I_{C2} - I_U \big] \bigg] \Rightarrow \\ I_{C2}' - \frac{\beta}{C} \Big(CV_{in}' + I_U \Big) I_{C2} + \frac{\beta}{C} I_{C2}' = 0 \Rightarrow I_{C2}' - \frac{\beta}{C} \Big(CV_{in}' + I_U \Big) I_{C2} + \frac{\beta}{C} I_{C2}' = 0 \end{split}$$

[5]

c) [computed example, interpretation]



This is useful for 2 reasons:

- it implements the exponential mapping $x = e^{\beta V_C}$ i.e. generates a current signal proportional to the exponential f a voltage somewhere else in the circuit.
- It implements the z = 1/x function required to linearise the ODE describing the log domain cell.

[5]

d) [computed example] Normalised notation:

$$t \to \omega_0 t$$

$$\frac{d^2 y}{dt^2} + \omega_0^2 y = \omega_0^2 U \Rightarrow \ddot{y} + y = x$$

$$\dot{y} = z$$

$$\dot{z} + y = x$$

$$\Rightarrow \frac{d}{d\tau} \begin{bmatrix} y \\ z \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ -1 & 0 \end{bmatrix} \begin{bmatrix} y \\ z \end{bmatrix} + \begin{bmatrix} 0 \\ x \end{bmatrix}$$