

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING  
EXAMINATIONS 2004

EEE/ISE PART II: MEng, BEng and ACGI

**COMPUTER ARCHITECTURE**

Tuesday, 11 May 2:30 pm

Time allowed: 2:00 hours

**There are FOUR questions on this paper.**

**Answer THREE questions.**

*All questions carry equal marks*

**Any special instructions for invigilators and information for candidates are on page 1.**

Examiners responsible	First Marker(s) :	W. Luk, W. Luk
	Second Marker(s) :	S.C. Drossopoulos, S.C. Drossopoulos

**Section A** (Use a separate answer book for this Section)

- 1 a Provide the diagram of a circuit that generates a single token for initialising implementations produced by a hardware compiler based on the token-passing method.
- b Explain how an assignment statement and a concurrent assignment statement can be implemented in hardware using the token-passing method. Both should take a single cycle to complete. Your circuit diagrams should clearly indicate the *start* input for the token to enter, and the *finish* output for the exit of the token.
- c Describe, with the use of a circuit diagram, how an assignment statement that takes  $N$  cycles where  $N > 1$  can be implemented in hardware using the token-passing method. Explain the benefit of this approach.
- d Describe, with the use of a circuit diagram, how a WHILE-loop can be implemented in hardware using the token-passing method. Explain how a FOR-loop can be implemented in hardware using a WHILE-loop.
- e Provide the diagram of a circuit for the following program, based on the token-passing compilation method:

```
int_8 X
int_8 Y
SEQ
  X := 1
  FOR Y=1 TO 3
    X := X+Y
```

Your solution should minimise the number of cycles.

*The five parts carry equal marks.*

- 2a Show how a halfadder can be built using a two-input and-gate and a two-input xor-gate, and show how a fulladder can be implemented using halfadders.
- b Design a circuit that takes as input an  $N$ -bit unsigned number  $X$  and a 1-bit number  $Y$  and produces  $X + Y$ . It must not contain fulladders. Draw a diagram for this circuit for  $N = 4$ .
- c Design a circuit that counts the number of one's in an  $N$ -bit number. For instance given 10110, it produces 011. Your design must not contain fulladders. Draw a diagram for this circuit for  $N = 4$ .
- d Design a circuit, containing  $N$  fulladders, that takes as input an  $N$ -bit unsigned number and multiplies it by 5. Draw a diagram for this circuit for  $N = 4$ .

*The four parts carry, respectively, 20%, 20%, 30%, and 30% of the marks.*

**Section B** (Use a separate answer book for this Section)

- 3a Your objective is to execute the following program as fast as possible, ignoring virtual memory effects.

```
int B[X], i, Sum=0; /* 32 bit ints */
B[0]=0; B[1]=X;
for(i=2; i<X; i++){ /* loop1 */
    B[i]=B[i-1]+B[i-2];
}







for(i=0; i<X; i++){ /* loop2 */
    Sum = Sum + B[i];
}
```

- i) Assume  $X=1000$ , and you can pick your first level cache, specify the minimum size of a direct-mapped cache in order to minimize cache misses and execution time.
  - ii) Rewrite the program above to minimize the size of the optimal cache. How large a cache do we need now?
- b Assume direct mapped caches with 128 byte cache blocks (lines), 8Kbytes first level cache with 1 clock cycle access time, a second level cache of size 1MByte and 10 clock cycles access time and 100 clock cycles to access main memory. Assume you need to execute loop1 in part (a) 1,000 times for each  $X$  in  $[0, 300000]$ . Draw a graph with  $X$  on the x-axis, and expected execution time on the y-axis.
- c Suggest ways to redesign the caches in part (b), to improve expected execution time for different values of  $X$ .

*The three parts carry, respectively, 40%, 40%, 20% of the marks.*

- 4a Assume a 32 bit virtual memory space, direct-mapped TLB with 8 byte blocks, total size of 128 entries (addresses), and a page size of 1Mbyte. Draw a figure representing the TLB and show which bits of the virtual byte address go to index and tag ports and how the physical address in the case of a machine with 128MByte main memory is generated. Show the bit-widths for all fields and addresses. What is the total size of the TLB implementation in bits? How does this TLB explore spatial locality?
- b Show the final state of the TLB described in part (a) after the following read and write accesses. Show only the relevant lines of the TLB. Accesses are given in the following format: rd(hex word address) and wr(hex word address, value)  
rd(0x12345678), wr(0x9abcdef0, 0x11223344), rd(0x12345680),  
rd(0x9abcd888), wr(0x11223355, 0x12345678), rd(0x11223300).
- c Usually caches are indexed by the physical address. How about building a memory system where the cache is indexed by the virtual address? List an advantage and a disadvantage of this approach.

*The three parts carry, respectively, 50%, 30%, 20% of the marks.*

Department of Computing Examinations — 2003–2004 Session			Confidential
MODEL ANSWER and MARKING SCHEME			
First Examiner	wl	Paper Code	C210 = E2.13
Second Examiner	oskar	Question 1	Page 1 out of 4
Question labels in left margin		Mark allocations in right margin	
a	 <p>D register must be initialised to zero</p>		4
b.	<p>assignment <math>x := E</math></p>  <p>concur. assignment <math>x_1, x_2 := y_1, y_2</math></p> 		4
c.	<p><math>x := E</math></p>  <p>Benefit: e may contain long critical path, so additional registers will provide a delay of (N-1) cycles for e to become stable.</p>		4
d	<p>While E do P</p>  <p>(For I = 1 to N) do P</p> <p><math display="block">= \begin{pmatrix} I = 1 \\ \text{While } I \leq N \\ \text{PAR } P \\ I := I + 1 \end{pmatrix}</math></p>		4
e	<p>SEQ</p> <p><math>x := 1</math> FOR <math>y = 1</math> TO 3 <math>x := x + y</math></p> <p>SEQ</p> <p><math>x, y := 1, 1</math> WHILE <math>y \leq 3</math> PAR <math>x = x + y</math> <math>y := y + 1</math></p> 		4

MODEL ANSWER and MARKING SCHEME

First Examiner

wl

Paper Code C210 = E2.13

Second Examiner


oskar

Question 2 Page 2 out of 4

Question labels in left margin


Mark allocations in right margin

a.




4

b.




4

c.



6

d.



6

Department of Computing Examinations — 2003–2004 Session		Confidential
MODEL ANSWER and MARKING SCHEME		
First Examiner oskar	Paper Code C210=E2.13	
Second Examiner wl	Question 3	Page 3 out of 4
Question labels in left margin	Mark allocations in right margin	
3a	<p>(i) 4Kbytes</p> <p>(ii)</p> <pre> int B[X], i, Sum=0; B[0]=0; B[1]=X; for (i=2; i&lt;X; i++){ /* loop1 */     B[i]=B[i-1]+B[i-2];     Sum = Sum + B[i]; } </pre> <p>no cache needed, or size=0</p>	<p>3</p> <p>4</p> <p>1</p>
b	<p>Execution Time</p> <p>The slope part of the function is in fact a staircase reflecting 128 byte cache blocks</p>	<p>7</p> <p>1</p>
c	<p>make caches set-associative.</p> <p>Just keep 1 cache and make cache just the right size, i.e.4X bytes, minimizing access time</p>	<p>2</p> <p>2</p>



MODEL ANSWER and MARKING SCHEME

First Examiner oskar

Paper Code C210=E2.13

Second Examiner wl

Question 4


Page 4

out of 4

Question labels in left margin

Mark allocations in right margin

4a



3

3

3

1

Spatial locality is explored by cache block size of 8 bytes, holding 2 addresses.  
Use lower 27 bits of physical address (address 1 or address 2) to access 128MBytes main memory.

b

Row (index) 17: tag=2 valid=1  
Row (index) 21: tag=19 valid=1  
Row (index) 9: tag=2: valid=1

Each row holds 2 correct physical addresses.  
Note that not all accesses create new entries in the TLB!

6

c

Advantage: can start accessing cache in parallel with TLB  
Disadvantage: Aliasing problem, 2 virtual addresses can point to same physical address but they would have 2 separate entries in the cache.

4