DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2006**

EEE/ISE PART I: MEng, BEng and ACGI

ANALOGUE ELECTRONICS 1

Corrected Copy

Monday, 5 June 10:00 am

Time allowed: 2:00 hours

There are FOUR questions on this paper.

Q1 is compulsory. Answer Q1 and any two of questions 2-4. Q1 carries 40% of the marks. Questions 2 to 4 carry equal marks (30% each).

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible

First Marker(s):

A.S. Holmes, .

Second Marker(s): S. Lucyszyn,

- 1. **This question is compulsory**. You should attempt all six parts. State clearly any assumptions made in your calculations.
 - a) For the circuit in Figure 1.1, determine the operating mode of the transistor and calculate its collector current.





Figure 1.1


[5]

b) State the operating modes of both MOSFETs in Figure 1.2, and determine the value of the voltage V.



[5]


c) Draw the circuit for a simple BJT current mirror. Also draw the corresponding small-signal equivalent circuit (SSEC) and show that, if the transistors are matched, it can be reduced to the following approximate form:



[8]

Question 1 continues on the next page...

d) Figure 1.3 shows a differential amplifier based on a pair of matched BJTs. Starting from the large signal transistor equations, derive the large signal input-output relationship for the amplifier when both transistors are active. Hence draw a dimensioned sketch showing the variation of V_{OUT} with V_{IN} covering the input voltage range $-0.5~V \le V_{IN} \le +0.5~V$.



igure 1.3 [10]

e) The voltage V_1 applied to the circuit in Figure 1.4 changes suddenly from +5 V to 0 V at time t=0, after having been held at +5 V for a long time. Calculate duration T of the resulting output pulse, and sketch the time-variations of V_B and V_C over the time interval $-T \le t \le 2T$.




Figure 1.4

f) State and explain conditions that must be satisfied by the loop gain of a transistor circuit in order for the circuit to generate sinusoidal oscillations of stable amplitude. [4]

Analogue Electronics I

[8]

- 2. Figure 2.1 shows a common-emitter amplifier, connected between an AC-coupled signal source and a capacitive load. The circuit is to be manufactured using a transistor with a nominal β value of 100.
 - a) Determine the quiescent output voltage and collector bias current for the case $\beta = 100$, stating clearly any assumptions you make. What range of collector bias currents might be expected in practice if the transistor β value is guaranteed only to lie in the range 50 to 150?

[8]

b) Draw a small-signal equivalent circuit for the amplifier, replacing the RC network in the emitter by an equivalent impedance Z_E , and show that the small-signal voltage gain may be written as:

$$A_{V} = \frac{-\alpha R_{C}}{r_{e} + Z_{E}}$$

where R_C is the load resistance in the collector. You may neglect the small-signal output resistance of the transistors. Hence evaluate A_V both in the mid-band, where C_E is effectively short-circuit, and at low frequency where C_E is effectively open-circuit.

[12]

c) Choose the value to C_E so that the 3-dB point at the low-frequency end of the midband occurs at 1 kHz. Also determine the cut-off frequency associated with the load capacitor, and hence sketch a Bode plot showing the variation of the in-circuit gain v_L/v_S with frequency over the frequency range 1 Hz to 1 MHz. You should ignore the effect of the AC-coupling capacitor at the input.

[10]




Figure 2.1

- 3. Figure 3.1 shows a single-stage amplifier in which a depletion MOSFET provides the active load for an enhancement MOSFET.
 - a) Determine the quiescent values of the drain current and the output voltage, and verify that both transistors are in the active region of operation. What is the minimum supply voltage for which both transistors will remain active in the absence of an input signal?
 - b) Draw a small-signal equivalent circuit of the amplifier, and hence determine its midband small-signal voltage gain. Your calculation should take into account the 1 $M\Omega$ resistor. Also determine the small-signal input resistance of the circuit. [15]
 - c) Describe the *body effect*, and explain its implications for a circuit of the kind shown in Figure 3.1 when implemented using NMOS technology. [6]




Figure 3.1

[9]

4. a) Derive an expression for the small-signal output resistance of an emitter follower (common-collector amplifier), in terms of the resistance R_S of the input source, the transistor's current gain and the transistor's emitter resistance.

[10]

b) Using your answer to part a), or otherwise, show that the small-signal output resistance of the so-called Darlington pair in Figure 4.1 is given by:


$$2r_e + \frac{R_S}{(1+\beta)^2}$$

where r_e is the emitter resistance of the right-hand transistor, and both transistors have the same β value.

[12]

c) The circuit in Figure 4.2 is to be used to supply a stable voltage to a variable load. What is the nominal output voltage, V, and by approximately how much will this vary when the load current changes from 500 mA to 550 mA?

[8]








Figure 4.1

Figure 4.2





 $Vour = +12V - 10K \times Icz = 12 - 10$ 1 + exp(40 Vin)For $V_{IN} \leq -0.1$, $V_{OUT} \simeq +2V$ $FW VW <math>\gtrsim +0.1$, $V_{OUT} \simeq +12V$ $V_{IN} = 0$, $V_{OUT} = +7V$ $With <math>\frac{d_{OUT}}{d_{Vin}} = 100 \text{ V/V}$ -0.5

e) ICAR = 0 before 1/p fransition (because VI has bee stable for a long time).

if trusistar active, then $I_c = pI_B = 9.15 \text{ mA}$. But thus would imply $V_c < 0 \Rightarrow$ trusistar actively saturated with $V_c \sim 0.2V$. At $t = 0^-$, $V_{CAP} = V_1 - V_B = 4.3 V$, V_{CAP} continuous, so at $t = 0^+$ $V_B = V_1 - V_{CAP} = -4.3 V$ and transistar outs off. Time variation of V_B for $0 \le t \le T$ given by standard $S_c = S_c = S_$

 $V_{8} = +5V + (-4.3 - 5)e$ $T = 47k \times 10 \text{ nF}$ = 5 - 9.3e-t/e = 476 psec

Transite tens on again when Vs reaches 0.70, is at time T whee


f) Assume system of form. -0-9(5)Closed loop transfer function

IS H(5) = 9(5)/[1 + K9(5)] and for act to generate

Stable sinusidad oscillation require 1 + K9(5) = 0 to have

one pure imaginary rout and no roots with Re(5) > 0. [4]

page 2 of 5



3 a) QZ has Vqs = 0 => assuming active, ID = 12 Vtz2 = 0.2 mA Q1 has Vgs= Vas= Vour => active if above throughout, WITH ID = K, (VONT - Vt.) => VONT = Vt. + JID/K. taking tre most (> Vt1) = Vort = 2+ 10.2/0.8 = 2.5 V check modes: Q1 has Vqs = 2.5 V > Vt = 2 V and Vs = 2.5 > 2.5 - 2 => AETIVE Q2 has VGs = OV > Vt = - 1 and UDS = 7.5 > 0 - - 1 =) ACTIVE While QZ remains active, we know QI active with Vout = 2.5V For OZ to remain acture require (VDD - VOUT) >+1 V Combining these require Uso > 2.5+1=3.5V for both to remain ACTIVE [9] b) SSEC in mid-band : in R_q $g_{m,} = 2\sqrt{k}, I_D = 0.8 \text{ mA/V}$ $V_{in} \int g_{m,} V_{in} \downarrow 0$ $f_{01} = f_{02} = V_A = 400 \text{ k. } \Lambda$ $R_q = 1M_{\Lambda}$ KUL @ OTP = Vort + Vort + Vort - Vin + gm, Vin = 0 Rearrangey =) Av = Vat = - (gm, - 1/Rg). (roillroz/1/Rg) KCL @ 1/1 = in = (Vin - Vort)/RG = Vin (1 - Av)/RG => Vin/in = Ra/(1-Au) = 1MR/134.2 = 7-45 KR = Rin 157 c) Budy effect is modulati of channel anductivity due to variations in Voltage betwee some and substrate (body contact). In NMOS budy entact is common to ace devices and at signed ground. For circle in Fig 3.1, modulation of Q2's channel due to signed voltage Mbs behove body (and) and some (vor) significally reduces effective of resistance and herce withy gain.

4 a) Emitter former:

Ro = Vx/ix when Vs = 0

ICCL Q of
$$e \Rightarrow i_x = -(\beta+1)i_b$$
 $= \sum_{i_x} \frac{V_x}{V_x} = R_0 = \frac{R_s + \Gamma_n}{1+\beta}$
Also $V_x = -(R_s + \Gamma_n)i_b$

 $= \frac{R_S}{1+\beta} + \Gamma e \qquad [10]$

b) ofpresistance of LH traintr (OI) = RS + re, =) 0/p raintnee d $02 = \frac{Rs(1+p) + Re1}{1+B} + Re2$

Ro = Rs/(1+B)2 + re/(1+B) + rez

But IEZ = (1+B)IE1 => (e1/(1+B) = (ez = re

$$= R_0 = \frac{R_S}{(1+\beta)^2} + 2Te \quad as regard \quad [12]$$

c) To get runial ofp voltage, neglect base awant then voltage in base of 11+ transhe is -

$$\frac{22}{22+12} \times 10 = 6.47 \, \text{V} \text{ and } \text{Vovt} \cong 6.47 - 2 \times 0.7$$

$$= 5.07 \cong 5 \text{V}$$

At ILDAD ~ 500 ~ A Te = 25 mV ~ 0.05 S and $\frac{Rs}{(1+\beta)^2} = \frac{22k/112k}{(101)^2} = 0.76 \Omega$

=> Tru of resistace & Ro = 0.86 12 domaided by source raishes ferm.

Charge of DI = 50 mA in loud cornect will produce a have of AV = RODI = 43 NV i the [8] olp voltage