DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2011**

EEE PART II: MEng, BEng and ACGI

ANALOGUE ELECTRONICS 2

Thursday, 2 June 2:00 pm

Time allowed: 2.00 hours

There are THREE questions on this paper.

ALL questions are compulsory. Question 1 carries 40% of the marks and Questions 2 and 3 carry 30% each.

Any special instructions for invigilators and information for candidates are on page 1.

Basic expressions for voltage gain, input and output resistance for single stage amplifiers are given on the last page.


Examiners responsible

First Marker(s):


T.G. Constandinou, T.G. Constandinou

Second Marker(s): K. Harris, K. Harris

- This question consists of 10 brief items. Each item can be answered in a few words or a short paragraph with use of a diagram and/or expression where helpful. Please answer all sub-questions, which carry equal marks.
 - a) List four types of non-ideal behaviour in a real (as oppose to ideal) operational amplifier. [4]
 - b) List four benefits of applying negative feedback to analogue circuits. [4]
 - c) Explain why *device mismatch* poses a challenge in analogue design. Give two techniques in analogue layout design to improve device matching. [4]
 - d) Describe what is meant by the *body effect* and explain how circuits can be designed to eliminate/reduce this. [4]
 - e) With the aid of a diagram describe *Miller's Theorem* and explain where this is useful. [4]
 - f) Derive expressions (by inspection) for the *voltage gain* of the circuits shown below (assuming $\lambda \neq 0$, i.e. $r_0 < \infty$). State any assumptions made if simplifying the expressions.



g) Calculate the *loop gain* and *closed-loop gain* of the circuit shown below. Assume the op-amp exhibits an open-loop gain of A_1 , but is otherwise ideal.



- h) Explain what is meant by a *cascode* and how this technique can be applied to improve amplifier performance.
- i) Explain which amplifier topology (single stage) you would use as a *voltage buffer*. Justify your reasoning. [4]
- j) Design a $5K\Omega$ integrated polysilicon resistor (i.e. calculate W and L) assuming a maximum current of 0.5mA (given $R_{poly}=8\Omega/\Box$ and $J_{max}=0.1mA/\mu m$). [4]

[4]

[4]

[4]

2. The circuit shown below is a two stage amplifier, specifically a common source stage followed by a source follower stage. Assume $\lambda > 0$ (i.e. $R_{out} < \infty$) for all devices.

$$V_{DD} = 1.8 \text{ V}$$
 $V_{DD} = 1.8 \text{ V}$
 $V_{DD} = 1.8 \text{ V}$

- a) Redraw the circuit above to: (i) identify the 3 nodes that are associated with poles and (ii) include all the parasitic device capacitances (within M₁₋₃).
- b) Determine an expression for the low frequency voltage gain of the first stage (V_x/V_{in}) [2]
- c) Determine an expression for the resistance seen looking into node X.
 [2]
- d) Determine an expression for the DC (i.e. low frequency) voltage gain of the 2nd stage (V_{out}/V_x).
- e) Determine an expression for the output resistance.
 [2]
- f) Determine expressions for the capacitances (to ground) at each of the nodes identified above by lumping together the parasitic capacitances appearing at each node. Use Miller's theorem to resolve any floating (i.e. ungrounded) capacitances.
- g) Determine expressions for the three pole frequencies (ω_{p1} , ω_{p2} and ω_{p3}). [6]


[10]

[6]

3. A basic two stage operational amplifier is shown below.

This circuit consists of the differential pair (M_1 and M_2), an active current mirror (M_3 and M_4) to convert a differential to single-ended output, a second stage common source amplifier (M_5), and biasing circuit ($8k\Omega$ resistor and passive current mirror M_{6-8}).

Assume all devices are in saturation and $\lambda>0$ (i.e. $R_{out}<\infty$). Where required, use the following values: $\mu_n C_{ox} = 200 \mu A/V^2$, $\mu_p C_{ox} = 100 \mu A/V^2$, $V_{TH,n} = 0.4 V$, $V_{TH,p} = -0.5 V$, $\lambda_n = 0.1 V^{-1}$, $\lambda_p = 0.2 V^{-1}$.





Use the following expression for the drain current of a MOSFET:

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2$$


- a) Calculate the current through device M_6 (I_6), given that $(W/L)_6=6.4/0.18$. [7]
- b) Given that $I_7=1.5$ mA and $I_8=3$ mA, calculate $(W/L)_7$ and $(W/L)_8$. [2]
- c) Derive an expression for the differential voltage gain of the first stage $(A_{vl}=V_{v}/V_{in1}-V_{in2})$. [5]
- d) Derive the expressions for the voltage gain of the second stage $(A_{v2}=V_{out}/V_y)$ and therefore the total voltage gain $(A_v=A_{v1}A_{v2}=V_{out}/V_{in1}-V_{in2})$. [3]
- e) Given that: $(W/L)_1=(W/L)_2=250/1$ $(W/L)_3=(W/L)_4=4/4$ $(W/L)_5=40/4$ Calculate the voltage gain (in dB). [10]
- f) Give three drawbacks of the bias generator circuit used in this design. [3]

Input and Output Impedances






	9	ANSWERS E2.2 - 2010/11		
0	(g)	(i) offset voltage due to upad dage mismatch and finite gain.	\	
		(11) input bias current (in BJT) - non-sero		
		(iii) finite gain -not infinite	any 4	72
		(iv) non-zero of Impedance	any 4 of the foll	iowing
		(V) bandwidth /slew-rate		7
		(vi) limited input lowfout range		(4)
	(P)	(i) gain desensition		\circ
		(ii) burdwidth enhancement		
		(iii) modification of input foutput impendences		
		(iv) improved Incorrection		(4)
	(c)	Lating for: Device mismatch poses a challenge in and	~ C. V. B	\circ
		design because although devices may be designed to	ogne	
		Identical (or scaled), in reality due to processing	July ce	
		there will always be mismatch: performance will	egmen.	7
		Identical (or scaled), in reality due to processing there will always be mismatch: performance will to the designed.	is sillo	(2)
		Methods to Improve: i) larger device area		<u> </u>
		(ii) close proximily	oun s	72
		(iii) same onestation	I the G	Mowina
		(iv) use common certicid geome	try	
		(ii) use common certicid geomes (iv) use dummy dences	3	(2)
	(8)	The body effect mainlests itself as a variation in mose	-(\	//
		The body effect mainlests itself as a variation in moster threshold voltage depending on the source-body bias (V.	~) ()
		The full expression is. W. II I WITTED	~ "SB).	
		The full expression is: VTH = 4TH & + & (120+188-120)	Λ.	0
		where : MAN is the VSB= & threshold	ipporta	L
		where: VTAX is the VSB=X threshold where: VTAX is the body effect parameted is the surface potential is	61 12 mg/sr	0}
		The body effect can be reduced eliminated be designing	cucints	
		Such that all VSB=\$. If any devices have sources I had connected to the power supply Il in I	that are	
		hot connected to the power Supply, the circuit show designed such that these are PMOS devices - since in N-wells: have an independent body terminal	ald be	2
		in N-wells: have an independent body terminal	e they cur	2



$$\frac{1}{\sqrt{1 + \frac{z}{1 - h_V}}} = \frac{1}{\sqrt{1 + \frac{z$$

This is particularly useful in analogue circuit analysis for resolving floating impedances, for example parasitic transistor capacitaices to grounded impedences at each node.

open-loop gain = AoL = A1



10 Pout = 101

Von It mo co stage (coscade)

(i) The common-collector (or common drain) amplifier, often returned to as emitter (or source)-follower is preferred as a voltage buffer. This is because in this configuration the amplifier has a high imput impedance and low output impedance and therefore is ideal as a voltage buffer.


Vont Rond = Jullo1

(i) Given Imax = 0.1 ml/pm, 1max = 0.5 ml and & poly = 812/1

for a 5Ke resistar: $W = \frac{1}{2max} = 5\mu m$

 $\frac{L}{W} = \frac{5000}{8} = 625$

:. L=625x5 = 3125 pm



(3)

(e) Rout = 1/2 // 102/1/103

assuming Ima < (o2, lo3 -> Rout & Ima

2

$$ds = coss + co$$

(3) (a) Vus6+ I6. (8KR) = 1.8

1,800 + = 1,800 + 1 (1,000 - 1,4)2 (1,800) = 1.8

to = 0.606 and 0,000 below trestold.

 $\frac{1}{16} = \frac{1}{2} \mu_0 \left(\frac{1}{16} \left(\frac{1}{16} \right)^2 \right) \left(\frac{1}{16} \right)^2 \left(\frac{1}{16} \right)^2$

= 150µA

(6) Given that
$$1 = 1.5 \text{mh}$$
 => $(\frac{1}{2})_{8} = 10 (\frac{1}{2})_{8} = \frac{64}{0.18} = (\frac{1}{2})_{7}$ => $(\frac{1}{2})_{8} = \frac{64}{0.18} = (\frac{1}{2})_{7}$ = $(\frac{1}{2})_{8} = \frac{64}{0.18} = (\frac{1}{2})_{8}$

移

(2)

(c) This that

If the low is the low is a found

I = 3ml Vine

I = 3ml V

10 of = 2001 (1007-1105) assuming the contract of the state of the sta

:. Vo = 2m1 (102/1104)

(8) Vout = - sm5 (105 Mos)

Now 1 = Now x Ny VINZ-VINZ

= -9 m5(105/108). 9m2(102/104) |Av| = 9m2 9m5 (102/104)(105/1168)

(e)
$$(\frac{1}{2})_{1} = (\frac{1}{2})_{2} = \frac{250}{1}$$

 $(\frac{1}{2})_{3} = (\frac{1}{2})_{4} = \frac{4}{1}$

$$\left(\frac{w}{L}\right)_5 = \frac{40}{4}$$

$$l_{02} = \frac{1}{\lambda_0} l_{02} = \frac{1}{0.1 \cdot 0.15m} = 13.3k.$$

$$l_{04} = \frac{1}{\lambda_0} l_{04} = \frac{1}{0.2 \cdot 0.75m} = 6.6k$$

$$l_{04} = \frac{1}{\lambda_0} l_{04} = 4.44k$$

$$\int_{05} = \frac{1}{\lambda \rho l_{05}} = \frac{1}{0.2 \cdot 4.3m} = 1.6k$$

$$\int_{08} = \frac{1}{\lambda l_{05}} = \frac{1}{0.1 \times 4.3m} = 3.3k$$

$$\int_{05} |l_{08}| = 1.11k$$

:.
$$A_{v} = (2.45m)(8.66m) + 4.4K \cdot 1.11K = 103.6$$

= 40.36B

V= Voltage (Power Supply) | Need to hist the following T= Temperature dependent.