Marter - June 06

Paper Number(s):

Corrected Copy

Ote

IMPERIAL COLLEGE LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2006** 

EEE Part II: MEng, BEng and ACGI

### PRINCIPLES OF COMPUTING AND SOFTWARE ENGINEERING: INTRODUCTION TO COMPUTER ARCHITECTURE

Friday 9<sup>th</sup> June 2006 2:00pm

There are FOUR questions on this paper.

Question 1 is compulsory and carries 40% of the marks.

Answer Question 1 and two others from Questions 2- 4 which carry equal marks (30% each).

This exam is closed book

Time allowed: 1:30 hours.

Any special instructions for invigilators and information for candidates are on page 1.

Examiners responsible:

First Marker(s): Clarke, T.

Second Marker(s): Constantinides, G.

© University of London 2006

Special information for invigilators:
The booklet Exam Notes 2006 should be distributed with the Examination Paper.

### Information for candidates:

The booklet Exam Notes 2006, as published on the course web pages, is provided and contains reference material.

Question 1 is compulsory and carries 40% of marks. Answer only TWO of the Questions 2-4, which carry equal marks.

### The Questions

### 1. [Compulsory]

- a) Perform the following numeric conversions:
  - (i) 8 bit two's complement 8B<sub>(16)</sub> into a decimal number
  - (ii) Unsigned 8FFF<sub>(16)</sub> into a decimal number.
  - (iii) -13<sub>(10)</sub> into 8 bit sign and magnitude (write your answer in hexadecimal).
  - (iv) -111<sub>(10)</sub> into 12 bit two's complement binary.

[8]

b) Derive the IEEE-754 representations for (i) 1.125 and (ii) 9×2<sup>10</sup>. In each case, state what is the absolute numeric difference between these numbers and the nearest distinct numbers that can be represented in IEEE754.

[8]

- c) Assume that R0, R1 contain *unsigned* 32 bit numbers and R2, R3 contain two's complement *signed* 32 bit numbers. Write efficient ARM assembly code fragments that implement the following pseudo-code statements:
  - (i) If R0 > R1 then R2 := 1 else R5 := R6 but with bits 3,4,5 set to 0.
  - (ii) If R2 > R3 then  $R5 := 2000_{(10)}$  else R5 := -R3

[8]

- d) Figure 1.1 shows a fragment of ARM assembly code program. Explain what the sequence of instructions **A**, **B**, **C**, **D** implements in the two cases:
  - (i) R8 = 0
  - (ii) R8 = 1

Thereby deduce the function of the loop.

[Note that ADDCS & ADCS are not the same!]

[8]

e) Using the instruction timing information at the end of the Exam Notes 2006 booklet, and ignoring the instructions before **LOOP** in Figure 1.1, determine the speed of the loop in words written to memory per cycle.

[8]

```
ADR R2, ANUM
     ADR R3, BNUM
     ADR R4, CNUM
          R6, #10
     MOV
     MOV R8, #0
LOOP LDR
           RO, [R2],#4
     LDR
           R1, [R3],#4
A
     CMP
           R8, #1
В
     ADCS RO, RO, R1
     MOVCS R8, #1
С
     MOVCC R8, #0
     STR R0, [R4],#4
SUBS R6, R6, #1
     BNE
           LOOP
```

Figure 1.1

- 2. Let a, b be 32 bit numbers and  $a_1$ ,  $b_1$ ,  $a_0$ ,  $b_0$  be the top and bottom 16 bits respectively of a, b such that:
  - (2.1)  $a = a_0 + 2^{16}a_1$ (2.2)  $b = b_0 + 2^{16}b_1$

The 64 bit product of a and b can be expressed in terms of four  $16 \times 16 \rightarrow 32$  bit products as follows:

$$(2.3) (a_0 + 2^{16}a_1) \times (b_0 + 2^{16}b_1) = 2^{32}(a_1 \times b_1) + 2^{16}(a_0 \times b_1 + a_1 \times b_0) + (a_0 \times b_0)$$

Identity (2.3) may be used to compute an unsigned 32×32→64 bit multiply in ARM assembly code using four applications of the ARM 32×32→32 bit MUL instruction.

Assume that the two 32 bit multiplicands, a and b, are initially in R0 and R1; and the top and bottom 32 bits of the result,  $c_1$  and  $c_0$ , will be stored in R3, R2 respectively.

Write ARM assembly code that computes  $a_0$ ,  $a_1$ ,  $b_0$ ,  $b_1$  from a, b. a)

[6]

b) Write ARM assembly code that sets  $c_1$  and  $c_0$  to  $a_1 \times b_1$  and  $a_0 \times b_0$  respectively. Why is this helpful?

[6]

c) Write ARM assembly code which computes in a register the sum of products:

$$z = a_0 \times b_1 + a_1 \times b_0.$$

Add any resulting carry into  $c_1$ ,  $c_0$  with the appropriate weighting required by (2.3).

[6]

d) Write code that adds the bits of z to  $c_1$ ,  $c_0$  as is required to implement (2.3).

[6]

e) Write additional instructions which turn the above assembly code into a subroutine, leaving unchanged all registers excepting R3 & R2, and using a stack in which R13 points to the lowest word address containing a stacked data word. You need not copy your preceding code but must state precisely where the additional instructions are placed in relation to the previous code.

[6]

A new CPU architecture, ARM-LONGPIPE, implements the ARM ISA, using a different hardware pipeline and branch prediction strategy from the current (ARM7) architecture. The time lost through pipeline stalling when a branch is incorrectly predicted, together with the likelihood that any given branch is correctly predicted, and hence executes in only one clock cycle, is shown in Figure 3.1.

a) Assuming that 30% of all ARM instructions executed are branches, and all other ARM instructions are executed at the rate of one per clock cycle, determine the average number of instructions executed per clock cycle in the two architectures.

[10]

b) Detail the sequence of data-path operations during the execution stage, number 3, of the ARM7 pipeline. Give one possible assignment of these data-path operations to pipeline stages 5 & 6 of the LONGPIPE architecture. The two architectures, implemented in identical technology, utilise the times given in Figure 3.2 for each of their pipeline stages. State the minimum clock period for each architecture and hence, under the assumptions of part (a), determine the average instruction rates in MIPS (millions of instructions per second) of the two architectures when clocked at the maximum possible frequency.

[10]

c) Demonstrate, giving assembly code to illustrate your answer, how conditional instruction execution in the ARM7 architecture can be used to speed up IF-THEN-ELSE pseudo-code by eliminating pipeline stalls.

[10]

Architecture	Pipeline stall time (cycles)	Correct branch prediction probability
ARM7	3	0.3
ARM-LONGPIPE	6	0.9

Figure 3.1 – pipeline characteristics

Stage	ARM7	ARM-LONGPIPE
1	3.5ns	1.0ns
2	3ns	0.7ns
3	2ns	1.1ns
4		1.1ns
5		1.0ns
6		1.1ns

Figure 3.2 - pipeline stage times in nanoseconds

4.

a) An ARM processor has a 32 bit memory data bus connected to a direct-mapped cache with 8 lines each of 16 bytes (4 words of 32 bits). You may assume that all cache memory access is word-based. Detail which bits of the ARM memory address correspond to the cache *tag*, *index* and *select* fields.

[10]

b) The processor from part (a) issues data memory word read operations to a sequence of addresses as shown below:

```
0x0, 0x4, 0x8, 0xC, 0x10, 0x14, 0x18, 0x1C
```

Which of these data memory read operations lead to memory misses, assuming that initially all cache lines are invalid (V=0)? How many words are read from main memory into the cache?

[10]

- c) Figure 4.1 shows an ARM assembly code program. Compute the sequence of memory read or write addresses (ignoring instruction fetch). Explain in words what function the program implements. The program is run on ARM processors with write-through direct-mapped caches of size:
  - (i) 4 lines each of 2 words
  - (ii) 4 lines each of 4 words

In each case, assuming initially invalid cache lines, and again ignoring instruction fetch, determine the hit rate of the cache for memory reads. State, giving reasons, whether in these cases the hit rate for memory writes affects performance.

[10]

```
MOV R2, #&1000

MOV R3, #&2020

MOV R10, #5

LOOP LDR R0, [R2,#4]!

STR R0, [R3,#4]!

SUBS R10, R10, #1

BNE LOOP
```

Figure 4.1

## EXAM NOTES 2006

## Introduction to Computer Architecture Principles of Computing

						e-indexed addresses							ralue by an even number of bits
Refer to Table Condition Field (cond)	Refer to Table Oprnd2	Refer to Table Field	Sets condition codes (optional)	Byte operation (optional)	Halfword operation (optional)	Forces address translation. Cannot be used with pre	Refer to Table Addressing Mode 1	Refer to Table Addressing Mode 2	Refer to Table Addressing Mode 3	Refer to Table Addressing Mode 4	Refer to Table Addressing Mode 5	Refer to Table Addressing Mode 6	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits
{cond}	<0pre><0pre><0	(field)	N	മ	н	E	<a_model></a_model>	<a_mode2></a_mode2>	<a_mode3></a_mode3>	<a_mode4></a_mode4>	<a_mode5></a_mode5>	<a_mode6></a_mode6>	#32_Bit_Immed
		< Z	^	^	A	A	A	2	2> 10 10 10 10 10 10 10 10 10 10 10 10 10	2 > 2   2   2   2   2   2   2   2   2	2> 22 22> 23> 64>		22

Operation		Assembler	S updates	Action	Notes
Move	Move	MOV(cond){S} Rd, <oprnd2></oprnd2>	NZC	Rd:= <oprnd2></oprnd2>	
	NOT	MVN(cond){S} Rd, <oprnd2></oprnd2>		Rd:= 0xFFFFFFF EOR <oprnd2></oprnd2>	
	SPSR to register	MRS(cond) Rd, SPSR		Rd:= SPSR	Architecture 3, 3M and 4 only
	CPSR to register	MRS(cond) Rd, CPSR		Rd:= CPSR	Architecture 3, 3M and 4 only
	register to SPSR	MSR(cond) SPSR(field), Rm		SPSR:= Rm	Architecture 3, 3M and 4 only
	register to CPSR	MSR{cond} CPSR{field}, Rm		CPSR:= Rm	Architecture 3, 3M and 4 only
	immediate to SPSR flags	MSR(cond) SPSR_f, #32_Bit_Immed		SPSR:= #32_Bit_Immed	Architecture 3, 3M and 4 only
	immediate to CPSR flags			CPSR:= #32_Bit_Immed	Architecture 3, 3M and 4 only
ALU	Arithmetic				
_	Add	ADD{cond}{S} Rd, Rn, <oprnd2></oprnd2>	NZCV	Rd:= Rn + <oprnd2></oprnd2>	
	with carry	ADC{cond}{S} Rd, Rn, <oprnd2></oprnd2>	NZCV	Rd:= Rn + <oprnd2> + Carry</oprnd2>	
	Subtract	SUB{cond}{S} Rd, Rn, <oprnd2></oprnd2>		Rd:= Rn - <oprnd2></oprnd2>	
	with carry	SBC{cond}{S} Rd, Rn, <oprnd2></oprnd2>	NZCV	Rd:= Rn - <oprnd2> - NOT(Carry)</oprnd2>	
	reverse subtract	RSB{cond}{S} Rd, Rn, <oprnd2></oprnd2>	7	Rd:= <oprnd2> - Rn</oprnd2>	
	reverse subtract with carry	RSC{cond}{S} Rd, Rn, <oprnd2></oprnd2>		Rd:= <oprnd2> - Rn - NOT(Carry)</oprnd2>	
	Negate				
	Multiply	MUL(cond)(S) Rd, Rm, Rs		Rd:= Rm * Rs	Not in Architecture 1
	accumulate	MLA{cond}{S} Rd, Rm, Rs, Rn	N N	Rd:= (Rm * Rs) + Rn	Not in Architecture 1
	unsigned long	UMULL(cond)(S) RdHi, RdLo, Rm, Rs		RdHi:= (Rm*Rs)[63:32]   RdLo:= (Rm*Rs)[31:0]	Architecture 3M and 4 only
	unsigned accumulate long	UMLAL(cond)(S) RdHi, RdLo, Rm, Rs	N Z	RdLo:=(Rm*Rs)+RdLo	Architecture 3M and 4 only
				RdHi:=(Rm*Rs)+RdHi+   CarryFrom((Rm*Rs)[31:0]+RdLo))	
	signed long	SMULL(cond)(S) RdHi, RdLo, Rm, Rs	N Z	RdHi:= signed(Rm*Rs)[63:32]   RdLo:= signed(Rm*Rs)[31:0]	Architecture 3M and 4 only
	signed accumulate long	SMLAL{cond}(S) RdHi, RdLo, Rm, Rs	Z Z	RdHi:=signed(Rm*Rs)+RdHi+   CarryFrom((Rm*Rs)[31:0]+RdLo))	Architecture 3M and 4 only
	Compare	CMP{cond} Rd, <oprnd2></oprnd2>	N Z C <	CPSR flags:= Rn - <oprnd2></oprnd2>	
	negative	CMN(cond) Rd, <oprnd2></oprnd2>	7	CPSR flags:= Rn + <oprnd2></oprnd2>	
	Logical				
	Test	TST{cond} Rn, <oprnd2></oprnd2>	7	CPSR flags:= Rn AND <oprnd2></oprnd2>	
	Test equivalence	TEQ{cond} Rn, <oprnd2></oprnd2>	7	CPSR flags:= Rn EOR <oprnd2></oprnd2>	Does not update the V flag
	AND	AND {cond} {S} Rd, Rn, <oprnd2></oprnd2>	7	Rd:= Rn AND <oprnd2></oprnd2>	
	EOR	EOR(cond){S} Rd, Rn, <oprnd2></oprnd2>		Rd:= Rn EOR <oprnd2></oprnd2>	
	ORR	ORR(cond)(S) Rd, Rn, <oprnd2></oprnd2>	N N	Rd:= Rn OR <oprnd2></oprnd2>	
	Bit Clear	BIC(cond) {S} Rd, Rn, <oprnd2> Page 2 of 8</oprnd2>		Rd:= Rn AND NOT <oprnd2></oprnd2>	
	Shirt/Hotate		2		see Table Oprnd2

ω
of
3
ge
Ра
_

Operation		Assembler	Action	Notes
Branch	Branch with link and exchange instruction set	B{cond} label BL{cond} label BX{cond} Rn	R15:= address R14:=R15, R15:= address R15:=Rn. T bit:= Rn[0]	Architecture 4 with Thumb only Thumb state; Rn[0] = 0 ARM state; Rn[0] =1
Load	Word with user-mode privilege Byte	LDR(cond) Rd, <a_mode1> LDR(cond)T Rd, <a_mode2> LDR(cond)B Rd, <a_mode1></a_mode1></a_mode2></a_mode1>	Rd = [address] Rd = [byte value from address] Loads bits 0 to 7 and sets bits 8-31 to 0	
	with user-mode privilege signed Halfword	<pre>LDR(cond)BT Rd, <a_mode2> LDR(cond)SB Rd, <a_mode3> LDR(cond)H Rd, <a_mode3></a_mode3></a_mode3></a_mode2></pre>	Rd:= [signed byte value from address] Loads bits 0 to 7 and sets bits 8-31 to bit 7 Rd:= [halfword value from address] Loads bits 0 to 15 and sets bits 16-31 to 0	Architecture 4 only Architecture 4 only
	signed Multiple	LDR(cond)SH Rd, <a_mode3></a_mode3>	Rd:= [signed halfword value from address] Loads bits 0 to 15 and sets bits 16-31 to bit 15	Architecture 4 only
	Block data operations Increment Before Increment After Decrement Before Decrement After Stack operations and restore CPSR	<pre>LDM(cond)IB Rd(!), <regs>(^) LDM(cond)IA Rd(!), <regs>(^) LDM(cond)DB Rd(!), <regs>(^) LDM(cond)DA Rd(!), <regs>(^) LDM(cond)<a_mode4> Rd(!), <registers> LDM(cond)<a_mode4> Rd(!), <registers+pc></registers+pc></a_mode4></registers></a_mode4></regs></regs></regs></regs></pre>	Stack manipulation (pop)	sets the W bit (updates the base register after the transfer A sets the S bit is sets the W bit (updates the base register after the transfer base register after the transfer
	User registers	LDM{cond} <a_mode4> Rd, <registers>^</registers></a_mode4>		
Store	Word with user-mode privilege Byte with user-mode privilege Halfword Multiple Block data operations	STR(cond) Rd, <a_model> STRT(cond) Rd, <a_model> STRB(cond) Rd, <a_model> STRBT(cond) Rd, <a_model> STRBT(cond) Rd, <a_mode2> STRR(cond) Rd, <a_mode2></a_mode2></a_mode2></a_model></a_model></a_model></a_model>	[address]:= Rd [address]:= byte value from Rd [address]:= halfword value from Rd	Architecture 4 only
	Increment Before Increment After Decrement Before Decrement After Stack operations User registers	<pre>STM(cond)IB Rd(!), <registers>(^) STM(cond)IA Rd(!), <registers>(^) STM(cond)DB Rd(!), <registers>(^) STM(cond)DA Rd(!), <registers>(^) STM(cond)<a_mode5> Rd(!), <regs> STM(cond)<a_mode5> Rd(!), <regs></regs></a_mode5></regs></a_mode5></registers></registers></registers></registers></pre>	Stack manipulation (push)	i sets the W bit (updates the base register after the transfer A sets the S bit
Swap	Word Byte	SWP(cond) Rd, Rm, [Rn] SWP(cond)B Rd, Rm, [Rn]		Not in Architecture 1 or 2 Not in Architecture 1 or 2
Coprocessor	Coprocessors Data operations Move to ARM reg from ARM reg Load Store	CDP[cond] pccpnum>, copl>, CRd, CRn, CRm, cop2> NRC[cond] pccpnum>, copl>, Rd, CRn, CRm, cop2> MCR[cond] pccpnum>, copl>, Rd, CRn, CRn, cop2> LDC[cond] pccpnum>, CRd, ca_mode6> STC[cond] pccpnum>, CRd, ca_mode6>		Not in Architecture 1
Software Interrupt		SWI #24_Bit_Value		24-bit immediate value

Addressing Mode I	
Immediate offset	[Rn, #+/ 12_Bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	[Rn, +/-Rm, LSL #shift_imm]
	[Rn, +/-Rm, LSR #shift_imm]
	[Rn, +/ Rm, ASR #shift_imm]
	[Rn, +/-Rm, ROR #shift_imm]
	[Rn, +/-Rm, RRX]
Pre-indexed offset	
Immediate	[Rn, #+/-12_Bit_Offset]!
Register	[Rn, +/-Rm]!
Scaled register	[Rn, +/-Rm, LSL #shift_imm]!
	[Rn, +/-Rm, LSR #shift_imm]!
	[Rn, +/-Rm, ASR #shift_imm]!
	[Rn, +/-Rm, ROR #shift_imm]!
	[Rn, +/-Rm, RRX]!
Post-indexed offset	
Immediate	[Rn], #+/-12_Bit_Offset
Register	[Rn], +/-Rm
Scaled register	[Rn], +/-Rm, LSL #shift_imm
	[Rn], +/-Rm, LSR #shift_imm
	[Rn], +/-Rm, ASR #shift_imm
	[Rn], +/-Rm, ROR #shift_imm
	[Rn, +/-Rm, RRX]

Addressing Mode 2	
Immediate offset	[Rn, #+/-12_Bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	[Rn, +/-Rm, LSL #shift_imm]
	[Rn, +/-Rm, LSR #shift_imm]
	[Rn, +/-Rm, ASR #shift_imm]
	[Rn, +/-Rm, ROR #shift_imm]
	[Rn, +/-Rm, RRX]
Post-indexed offset	
Immediate	[Rn], #+/-12_Bit_Offset
Register	[Rn], +/-Rm
Scaled register	[Rn], +/-Rm, LSL #shift_imm
	[Rn], +/-Rm, LSR #shift_imm
	[Rn], +/-Rm, ASR #shift_imm
	[Rn], +/-Rm, ROR #shift_imm
	[Rn, +/-Rm, RRX]

Addressing Mode 3 - Signed Byte and Halfword Data Transfer Immediate offset	[Rn, #+/-8_Bit_Offset]!	[Rn], #+/-8_Bit_Offset	[Rn, +/-Rm]	[Rn, +/-Rm]!	[Rn], +/-Rm
ddressing Mode 3 - Si mmediate offset	Pre-indexed	Post-indexed	Register	Pre-indexed	Post-indexed

		Daga A of B	r aga + 01 0
	[Rn, #+/-(8_Bit_Offset*4)]	[Rn, #+/-(8_Bit_Offset*4)]!	[Rn], #+/-(8_Bit_Offset*4)
Addressing Mode 6 - Coprocessor Data Transfer	Immediate offset	Pre-indexed	Post-indexed

Oprnd2	
Immediate value	#32_Bit_Immed
Logical shift left	Rm LSL #5_Bit_Immed
Logical shift right	Rm LSR #5_Bit_Immed
Arithmetic shift right	Rm ASR #5_Bit_Immed
Rotate right	Rm ROR #5_Bit_Immed
Register	Rm
Logical shift left	Rm LSL Rs
Logical shift right	Rm LSR Rs
Arithmetic shift right	Rm ASR Rs
Rotate right	Rm ROR Rs
Rotate right extended	Rm RRX

Lieid		
Suffix	Sets	
υ <sub> </sub>	Control field mask bit	(bit 3)
<b>44</b>	Flags field mask bit	(bit 0)
sa <sub>l</sub>	Status field mask bit	(bit 1)
×ı	Extension field mask bit	(bit 2)
Condition Field (cond)	eld {cond}	
Suffix	Description	

Condition Field (cond)	eld {cond}
Suffix	Description
ÕЭ	Equal
NE	Not equal
SO	Unsigned higher or same
8	Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Greater or equal
LT	Less than
GT	Greater than
LE	Less than or equal
AL	Always

	ddressing Mode 4		
Addressi	Addressing Mode	Stack Type	Гуре
IA	Increment After	FD	Full Descending
IB	Increment Before	E	Empty Descending
DA	Decrement After	FA	Full Ascending
DB	Decrement Before	EA	Empty Ascending

Address	Addressing Mode 5		
Addre	ddressing Mode	Stack Type	Type
IA	Increment After	EA	Empty Ascending
IB	Increment Before	FA	Full Ascending
DA	Decrement After	ED	Empty Descending
DB	Decrement Before	FD	Full Descending

## Memory Reference & Transfer Instructions

LDREQB; note position LDR load word STR store word LDRB load byte STRB store byte STREQB

; higher reg nos go to/from higher mem addresses always [EIFI[A|D] empty/full, ascending|descending LDMED r13!,{r0-r4,r6,r6};! => write-back to register STMEQIB r2!, {r5-r12}; note position of EQ STMFA r13, {r2}

[IID][A|B] incr|decr,after|before

**ARM REFERENCE NOTES** 

2005/2006

R2.2

load PC relative address PC relative addressing

scaled register-indexed addressing

r0, [r1, r2] r0, [r1, r2, IsI #shift] r0, address\_label r0, address\_label

post-indexed, auto-indexing register-indexed addressing pre-indexed, auto-indexing

; register-indirect addressing ; pre-indexed addressing

r0, [r1] r0, [r1, #offset] r0, [r1, #offset] r0, [r1], #offset

LDR LDR LDR LDR LDR LDR

## **Conditions Binary Encoding**

Opcode	Mnemonic	Interpretation	Status flag state for
[31:28]	extension		execution
0000	ĒQ	Equal / equals zero	Zset
1000	NE	Not equal	Zelear
0010	CS/HS	Carry set / unsigned higher or same	Cset
0011	CC/LO	Carry clear / unsigned lower	Celear
0100	M	Minus / negative	Nset
0101	PL	Plus / positive or zero	Nclear
0110	۸S	Overflow	Vset
0111	VC	No overflow	Velear
1000	田田	Unsignedhigher	C set and Z clear
1001	rs	Unsigned lower or same	C clear or Z set
1010	GE	Signed greater than or equal	N equals V
1011	LT	Signed less than	N is not equal to V
1100	GT	Signed greater than	Z clear and N equals V
1101	LE	Signed less than or equal	Z set or N is not equal to V
1110	AL	Always	any
1111	Š	Never (do not use!)	none

### **ARM Data Processing Instructions Binary Encoding**

Opcode [24:21]	Mnemonic Meaning	Meaning	Effect	
0000	AND	Logical bit-wise AND	Rd:= Rn AND Op2	ı
0001	EOR	Logical bit-wise exclusive OR	Rd:= Rn EOR Op2	
0010	SUB	Subtract	Rd:= Rn - Op2	20000
0011	RSB	Reverse subtract	Rd:=Op2-Rn	Sanon-do
0100	ADD	Add	Rd := Rn + Op2	
0101	ADC	Add with carry	Rd := Rn + Op2 + C	AND
0110	SBC	Subtract with carry	Rd := Rn - Op2 + C - 1	ANDEQ
0111	RSC	Reverse subtract with carry	Rd := Op2 - Rn + C - 1	ANDS
1000	TST	Test	Sec on Rn AND Op2	ANDEGS
1001	TEQ	Test equivalence	Sec on Rn EOR Op2	
1010	CMP	Compare	Sec on Rn - Op2	S=> set flag
1011	CMN	Compare negated	Sec on Rn + Op2	
1100	ORR	Logical bit-wise OR	Rd:=Rn OR Op2	
1101	MOV	Move	Rd := Op2	
1110	BIC	Bit clear	Rd:= Rn AND NOT Op2	
	N N	Move negated	Rd:=NOTOp2	
		,	•	

=> set flags

R2.4

Page 5 of 8

R2.3

## Data Processing Operand 2

### Examples

ADD r0, r1, op2 MOV r0, op2

ADD r0, r1, r2 MOV r0, #1 CMP r0, #-1

EOR r0, r1, r2, lsr #10 RSB r0, r1, r2, asr r3

Op2	Conditions	Notes
Rm		
#imm	imm = s rotate 2r	Assembler will translate negative values
	$(0 \le s \le 255, 0 \le r \le 15)$	cranging op-code as necessary Assembler will work out rotate if it exists
Rm, shift #s	(1≤s≤31)	rrx always sets carry
Rm, rrx #1	shift => Isr,IsI,asr,asI,ror	ror sets carry if S=1
		shifts do not set carry
Rm, shift Rs	shift => Isr,IsI,asr,asI,ror	shift by register value (takes 2 cycles)

R2.5

### **Assembly Directives**

100 ; defines a numeric constant	200 ; defines bytes of zero initialised storage	ALIGN ;forces next item to be word-aligned	&80000000 ;defines word of storage	0,1,&ffff0000,&12345;defines one or more words of storage	"string", &0d, &0a, 0 ; defines one or more bytes of storage. Each	; operand can be string or number in range 0-255
EQU	%		) DCW	DCD	н	
SIZE	BUFFER %		MYWORD DCW	MYDATA DCD	TEXT	

LDR r0, =numb

value numb - numb may be too large for a MOV operand assembles to instructions that set r0 to immediate

& prefixes hex constant: &3FFF

Case does not matter anywhere (except inside strings)

### **Multiply Instructions**



Note that some multiply instructions have 4 register operands! MUL,MLA were the original

(32 bit result) instructions

whether they are signed or + Why does it not matter unsigned?

implemented more efficiently with data processing + Multiplication by small constants can often be operands, no immediate constant instructions - see Lecture 10.

+ Multiply instructions must have register

Later architectures added 64 bit results NB d & m must be different for MUL, MULA

### **ARM3** and above

unsigned multiply-acc (Rh:RI) := (Rh:RI)+Rm\*Rs signed multiply (Rh:RI) := Rm\*Rs (Rh:RI) :=(Rh:RI)+Rm\*Rs Rd := (Rm\*Rs)[31:0] Rd:= (Rm\*Rs)[31:0] + Rn (Rh:Rl) := Rm\*Rs signed multiply-acc multiply-acc (32 bit) unsigned multiply signed multiply multiply (32 bit) UMLAL rl, rh, rm, rs UMULLrl, rh, rm, rs SMULL rl,rh,rm,rs SMLAL rl,rh,rm,rs MULA rd,rm,rs,rn rd, rm, rs

**ARM7DM** core and above

tjwc - 4-Jan-06

ISE1/EE2 Introduction to Computer Architecture

### 2.6

### **Exceptions & Interrupts**

Exception	Return
SWI or undefined instruction	MOVS pc, R14
IRQ, FIQ, prefetch abort	SUBS pc, r14, #4
Data abort (needs to rerun failed instruction)	SUBS pc, R14, #8


Exception Mode	Shadow registers
SVC,UND,IRQ,Abort	R13, R14, SPSR
FIQ	as above + R8-R12

(0x introduces a

		nex constant)
Exception	Mo de	Mode Vector address
Reset	SAC	0x00000000
Undefinedinstruction	QN5	0x00000004
Software interrupt (SWI)	SVC	0x000000x0
Prefetch abort (instruction fetch memory fault)	Abort	0x0000000C
Data abort (data access memory fault)	Abort	0x00000010
IRQ (normal interrupt)	IRQ	0x00000018
FIQ (fast interrupt)	FIQ	0x0000001C

**7**2.7

## Data Processing Instruction Binary Encoding




# **Branch Instruction Binary Encoding**



- The offset for branch instructions is calculated by the assembler:
- + By taking the difference between the branch instruction and the target address minus 8 (to allow for the pipeline).
- This gives a 26 bit offset which is right shifted 2 bits (as the bottom two bits are always zero as instructions are word – aligned) and stored into the instruction encoding.
- This gives a range of ± 32 Mbytes.

# Multiple Register Transfer Binary Encoding

The Load and Store Multiple instructions (LDM / STM) allow betweeen 1 and 16 registers to be transferred to or from memory.



### Instruction Set Overview

	Data Processing PSR Transfer	Multiply	Single Data Swap	Single Data Transfer	Undefined	Block Data Transfer	Branch	Coproc Data Transfer	Coproc Data Operation	Coproc Register Transfer	Software Interrupt				
3 0		Rm	Rm		xxxx			et	СВт	CRm					
5 4 3	Operan	<b>—</b> ,				Register List		offset	0	1					
8 7 5		1001	1001	offset					сь	dЭ					
		Rs	0 9 0 0		×			≉d⊃	≉d≎	#d0	ignored by processor				
15 11 11	₽≿	u <sub>S</sub>	νъ	Rd	xxxxxxxxxxxxxxxx	cxxxxxxxx	xxxxxxxx	xxxxxxxxx		offset	CRd	PHO	PH	ignored by	
28 27 26 25 24 23 22 21 20 19 16 15	Rn	Rd	Rn	Rn	XXXXXXXXX	XXXXXXXX	xxxxxxxx	xxxxxxx	xxxxxxx	R		R	CRn	CRn	
	U)	Ø	0.0	Ę		W		۱.	2	~	ı				
	ode	∢	В	В	ł	8		×	CP Opc	CP Opc					
23	Opcode	0 0		οЫ	ĺ	⊃	L	1 1 0 P U W L		ਹੈ	L				
35		000000	00010	-		Ы	1	d (	0 -	0	-				
27.26	0.0	0 0	0.0	0 1	0 1 1	100	101	1 1 (	1110	1110	1111				
31 28	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond	Cond				

### **ARM Instruction Timing**

Exact instruction timing is very complex and depends in general on memory cycle times which are system dependent. The table below gives an approximate guide.

Instruction	Typical execution time
	(cycles)
Any instruction, with condition false	-
data processing (all except register-valued shifts)	τ-
data processing (register-valued shifts)	2
LDR,LDRB	4
STR,STRB	4
LDM (n registers)	n+3 (+3 if PC is loaded)
STM (n registers)	n+3
B, BL	4
Multiply	7-14 (varies with architecture & operand values)