Paper Number(s): E3.01

AC1

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING **EXAMINATIONS 2002** 

MSc and EEE PART III/IV: M.Eng., B.Eng. and ACGI

## ANALOGUE INTEGRATED CIRCUITS AND SYSTEMS

Monday, 22 April 10:00 am

There are SIX questions on this paper.

Answer FOUR questions.

Time allowed: 3:00 hours

**Examiners responsible:** 

First Marker(s):

Toumazou,C.

Second Marker(s): Lucyszyn,S

Corrected Copy

Special instructions for invigilators:	None
Information for candidates:	None


1. Figure 1 shows two popular biasing schemes typically used in analogue integrated systems. Briefly outline the main feature of each of these circuits. [3]

For the bandgap voltage reference circuit of Figure 1(a), show that  $\delta V_0 / \delta T = 0$  (where T is temperature) if (R2/R3)ln [I1/I2] = 29 for  $V_0 = 1.283$  V.

Assume the temperature coefficient of  $V_{BE}$  to be -2.5mV/°C, the collector current of transistor  $Q_3$  is 100  $\mu A$  and the device saturation current is  $I_s = 1.2 \times 10^{-13} A$ . Boltzmanns constant  $k = 1.38 \times 10^{-23}$  J/K and the electron charge is  $q = 1.6 \times 10^{-19}$  C. [6]

Calculate the fractional temperature coefficient in ppm/°C for the current generator of Figure 1(b) at room temperature, given that R is a polysilicon resistor with a temperature coefficient of 1500 ppm/°C. [3]

Show that the circuit of Figure 1(b) can be developed into a current source with output current directly proportional to absolute temperature and virtually independent of supply voltage. It is likely that on power-up the output current will fall into a zero current state. Sketch a suitable start-up circuit that ensures that this condition will not occur and explain the operation of the circuit. [8]






Figure 1(b)

2. Give two advantages of differential output compared to single ended output op-amps, and briefly explain what is meant by the term 'common-mode feedback' in relation to differential output circuits. [5]

Sketch the basic architecture of a fully differential folded cascode CMOS op-amp with common-mode feedback circuitry included and give an approximate expression for small signal voltage gain of the amplifier. To simplify your circuit assume all current sources are ideal. What is the main advantage of this architecture over the classical 2-stage op-amp?

An application of the fully differential op-amp is the tunable continuous-time integrator shown in *Figure 2* employing an input differential MOS resistor arrangement. Derive an expression for the time-constant of the integrator. You may ignore all bulk effects and assume all mosfets are operating in their triode-region. [7]




Figure 2

3. Give one advantage and one disadvantage of switched capacitor filters relative to integrated continuous-time filters. [3]

Figure 3 shows three typical switched capacitor circuits. In all the circuits you may assume the switches are driven by non-overlapping clocks with a clock frequency higher than the maximum input signal frequency. Also assume the switches are ideal.

For the switched capacitor resistor of Figure 3(a), estimate the clock frequency required to realise a resistor of  $10M\Omega$  between terminals 1 and 2. What is the main advantage of this resistor over a standard passive resistor? [4]

Derive an expression for the transfer function of the differential integrator of Figure 3(b). Explain why the circuit is parasitic insensitive. [6]

Sketch and label a typical switched capacitor integrator frequency response, clearly indicating the effect on the ideal response when the input frequency approaches the integrator clock frequency. [2]

Figure 3(c) shows the basic design of a 3rd-order Chebyshev low pass ladder filter with a cut-off frequency of 5 kHz. Assume a clocking frequency of 100 kHz. From the circuit, estimate normalised passive component values for the original double-terminated LC prototype of the filter. All values should be normalised to 1 rad/s. [5]

Values of  $C_{C1} = C_{C3} = 5.08 \text{ pF}$  and  $C_{L2} = 3.49 \text{ pF}$ 




Figure 3(a)





Figure 3(b)



4. State one advantage and one disadvantage of a single stage over a two-stage op-amp.

Figure 4 shows a two-stage CMOS op-amp. Estimate the low-frequency differential voltage gain and gain-bandwidth product of the amplifier. Aspect ratios of all devices are shown on the circuit diagram. Assume all bulk effects are negligible. The device model parameters are given below. [8]

With the addition of one NMOS and PMOS transistor show how the amplifier gain of Figure 4 can be significantly increased. What is the performance penalty for this increase in gain? [3]

Finally, sketch a single stage push-pull op-amp architecture and explain why load capacitance improves amplifier stability. Sketch a suitable gain-frequency plot to aid your explanation.

### CMOS TRANSISTOR PARAMETERS

MODEL PARAMETERS	Kp (μΑ/V²)	$\lambda (V^{-1})$	$V_{T0}(V)$
PMOS	20	0.03	- 0.8
NMOS	30	0.02	1.0




Figure 4

5. In mixed-mode ASIC design, the process technology is to be chosen to optimise digital performance specifications. Give one example of the constraints this places upon analogue circuit design performance. [2]

A fundamental limitation imposed on the Dynamic Range (DR) of any high performance A/D converter will ultimately be switch noise. Prove that the fundamental limit is given by,

$$DR = \frac{V_{ref}}{\sqrt{(10kTRf_c)}}$$

where  $V_{ref}$  is the reference voltage, k is Boltzmann's constant, T is absolute temperature, R is switch resistance and  $f_C$  is the clock frequency of the switch. You may assume that the system settles in  $10\tau$  (where  $\tau$  is the time constant), over one period of the clock frequency. [6]

A very high resolution analogue-to-digital converter is the oversampling converter sometimes referred to as the sigma-delta modulator. Sketch a typical architecture for such a converter and explain its principles of operation, in particular the feedback noise shaping mechanism.

[12]

6. Under what operating conditions does the MOSFET of Figure 6(a) realise a linear floating resistor between terminals A and B? Show that under these conditions the equivalent resistance R<sub>AB</sub> can be approximated by

$$R_{AB} = \frac{L}{KW(V_{GS} - V_T)}$$

stating any assumptions. All symbols have their usual meaning. [5]

Discuss three sources of non-linearity in the single MOSFET resistor realisation of Figure 6(a) and suggest one suitable circuit design to help eliminate one or more of these non-linear terms. Show all necessary circuit analysis to confirm your design.

For the current mirror of Figure 6(b) estimate the minimum output voltage while still maintaining saturated devices. Derive this voltage swing in terms of device threshold voltage  $V_T$ , clearly stating any assumptions you make. [6]

Finally, sketch a regulated cascode current-source and explain why the output resistance of the current source is higher than a standard cascode mirror. [4]




Figure 6(a)




Figure 6(b)

# 2002- 3 E ANALOGUE SOLUTIONS 17

France la - Bandyap voltage-ceterence Circuit has almost zero temperature coefficient. Wed mainly as stable 3) Voltage reference in Ils.

Fishe 1p - blet Chubarhalor to Upsolmys temperature) coment generator, output conortie virtually insensitue to power supply bothage. Used as men biasing circuit in most precion ICs.

For bandgap reference: UBEL = VBEZ + IZRZ (B>>)

SLACE

UBEI - UBEZ = UTUN (II) then VO= UBE3 + RZ/R3 UTCIVIE) for duo/at=0, the JUBE3/dT= IT R3 LZ


Suce dusk = -2.5 mV/oc 1 4 = 1.38x10-19 Men (R2) m (I) = 29 and so

Vo= 1-283V.

For PTAT temporahre coefficient of VT concerns is to regate temporahre coefficient of resistan

:. TCF = 1. 000/07 - YR 0R/07 = YT -1500 X10 @ Room T= 1833 ppm/°C


ORIGINA



Self brussing sahene requesi Stat-ip would.

IO= UTW[n/R]

Automatic Starting Cruit.



Start-up Country 6

25


Advortiges of Delterhal output.

1) Rejection of Common-model output signals.

D reduces power supply noise.

3 (concell albels, non-uneasts, nousé ate. 2

Difference output onpulses sien him gan house in a would of stabilization some outputs as underhied. Common-mode beadbook-sensing common-mode output and sia negative beadbook common-mode timent through the output stage to ensure output would do not dolf from quiescent.



Man advorse

Sight dominat pole at subject here high Request performance, no internal conferration (hopers)

$$\int I \lambda = \lambda \beta \left( \left[ Vg - Vx - VT \right] \left( -\frac{V_1 \lambda}{2} - Vx \right) - \frac{1}{2} \left( -\frac{V_1 \lambda}{2} - Vx \right) \right)$$
Equades  $T = 0$ 

- VIN 7 12 1-0 X

$$I_{1} = \left(\frac{V_{1N}}{2} - V_{X}\right)/R$$

$$I_{\lambda} = \left(-\frac{V_{1N}}{2} - V_{X}\right)/R$$

$$I_{\lambda} = \left(-\frac{V_{1N}}{2} - V_{X}\right)/R$$

$$I_{\lambda} = \left(-\frac{V_{1N}}{2} - V_{X}\right)/R$$


II-IX= 2B[Vg-VT] Vin our owner term correct

Net result is a linear differental resistor whose some contact by Ug.

Time constat of integrates

,						6
3. (	Aduntager (i)	precieva	- 20L2	المي دمه	echer re	hos Kos look
<del>2/2</del>	(ii) (iii)	Mo ex	mos V	do obra	onds (	Course Later States
2/2	Assurable (i)		frequer es/Cioc	ncy It forces	2 vict	≯e.
	V1 ->	I	82 1 (	Q = YT	(Av= <u>A</u> . Rey= V	C[V1-V2] C[V1-V2] C[V1-V2] (-U2-2 Find )
	garlaco-cro	ry clock	-> abs	bium = [-	follock	≥ forency
3/3		for C=				
<b>y</b>	Man adi	sorter of	er pais	we res	som in	•

Man advortise over parsue reduction of the crea. Typically huse reduction in the crea. Typically saying of (100 - 500) units? of the crea.



Dung &,
Q=([v,-v]) Laverge = fc C.[V1-V2]

Iau (00-000) = - fc(, [V,-V])

 $\frac{1}{\sqrt{3}} = \left(\frac{1}{\sqrt{3}}\right) \left(\frac{1}$ 

(5/5) (VI-UZ) = [- Fc CI] => dilherental whole.


schone in peache reental become Drawi peralatics cut nodes x weny eve shorted out during both clock phates. AU peraches are duser by bother source or concertal to snovel but had from potential.

Sc (Wer excangle.

General branshindren rules by ragges bupplines

fc L2 = Ch2, Cc3/cu= fcRs(3 CAPACITOR

12000ER RS=dumy



For SC equider -

(c1=(c3 = 5.08 pF, CL2 = 3.44 pF Cu=1pf.

Assume Scaling RS=Ri=Ro=Ir.

:. L2= CL2 = 3.49 = 3.49 x10 H

Nomdised (rad/s => xxTTF.

=X27775KHz = 1.096

 $C_1 = C_3 = \frac{C_{C_3}}{F_C} = \frac{5.08}{100 \times 10^3} = 5.08 \times 10^5 F$ 

normalised  $x \lambda \pi fo = 1.596$ 

(C1=(3=1.596, L2=1.096)

W/2)

tom 25

## Single - Stage

Advantage: High speed Good Phose Mossin

Associate: how your

op-cup

2

Nortige seen = - 8m2/(8027804)

(902+804) = ID2 (AN+AP) = 5 X10 X0.05=2.5 X10 S

(2)

MA= AJBATOR => BA= = (W) = 7.5xion

8m2= 3.87x10-55 => A1=-154.9

Az= -8m6/(906+507)

(S06+507) = ID6 (1N+1P)=20×10

= 10 × 10-7

8m6= 8JB6 D06 =) B6= 12 (1) = 1.6 KID

om 6 = 1.13×10 4 => A2=-113

ATOME 17 503, GBP = 8002-41MB

(2)

4

Increasing Jean

2 ways (imput)

as the c

(ascaded uput stee

Penalby Common-mode Voltge Raye

007007

He c

(ascoding


ferally

. NOIX potomores

o o mut volter Suring.

 $\overline{\overline{z}}$ 

publipull of-cup



Aughber load capaciterce sets donnat pole of op-comp. Now-donnat pole cocated at chode connected nodes.

Hence an (1 is unpreased


P1 ((L)

n Requercy and.

Praise moon
verered

(5)

(3)



Oueston 5. contined. 187 Part. Contransts

1/ Low voltage - low dynamic Renger 2/ Non-Linear process technology-Dwhahan.

Assurbhan i what If (VDIZO) or (UDS < (Ugs-UT) device acts in linear restan. From

ID = KW [ (VGS-VT) VDS-VDS/2] (1+1/PS) for VDS < C(VQs-VT), then AUDICCI

SO ID = MW (VGS-VT) VOS

OR RAB = VDS/ID = L/(KW(VSS-VT)


Three sources of non-Inearly (i) I miked due to VBS Changry VT has Neschue VDS due to body ellet. 12 VT=UTO + & [J-VBS+28F - J28F] T = bulk threshold parameter QF= Ferm-level potenhal

(ii) limited due to Vos approachis (Vas-VT) hence saturation renom he lasse positive Vos.


(iii) For lage values of Vos hae V DS /2 term coner is making the result que non-linear.

M١ Ws Parallel court - ellmostes Vds 2/2 tem. Dillerhad & cheme Elkers of vos concelled. Double differented nos. Ellmotes - VOS advī term.  $\nabla$ See Lay of Unese bu do 1

(2/2)



Assume  $\Delta V = Vg8 - VT$   $\Delta r Sat$   $Vg5 \ge Vg5 - VT$  Vg = Vg - VT Vg = Vg - VT  $(Vg)_{m_1n_1} = 2(DV + VT) - VT$ = 2DV + VT



Transher P3

(ascodes O,, hence
cuppert resistance
due # Q3

15 Roz & Eds, 8m2 Eds

Transhur Q2 Serves
chaye a vollege at
node(X) and recluces
thuse chayer by the
loop seem of the

capture (Q2 and IB)

of the court to

Rout-Ros moridos a sma jons eta, ides ides cassening material devices them

Rout 2 gm² rds 32 or (8m²/503)

GV

8/8

25/25