
## Laser Distance Measurer

## Modified State Diagram for Elbert v2 board

Local Registers: Dctr ( 8 bits)



The clock cycle is slowed down to 1 second of a clock frequency =1 Hz.

## Behavioral VHDL Model

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.STD LOGIC UNSIGNED.ALL;
23 use IEEE.NUMERIC STD.ALL;
24
25 entity LDM is
26 Port ( clk : in STD LOGIC;
              reset : in STD LOGIC;
27
              B : in STD LOGIC;
28
              S : in STD LOGIC;
29
30
              L : out STD LOGIC;
              D : out STD LOGIC_VECTOR (7 downto 0));
31
32 end LDM;
33
34 architecture Behavioral of LDM is
     type statetype is (S0, S1, S2, S3, S4, S5);
35
      signal State, Statenext : statetype;
36
      signal Dctr, DctrNext: STD LOGIC VECTOR(7 downto 0);
37
      signal Dreg, DregNext: STD LOGIC VECTOR(7 downto 0);
38
     signal count_ls, t, count_lms: unsigned(24 downto 0);
39
      signal bT lms, bT ls : STD LOGIC;
40
41
      constant U ZERO : STD LOGIC VECTOR (7 downto 0) := "000000000";
42
     constant U ONE : STD LOGIC VECTOR(7 downto 0) := "00000001";
43
45 begin
46 t <= "00000000000000000000000000000";
47
48
     reg: process(clk) is
49
     begin
         if rising edge(clk)then
50
51
            count 1s <= count 1s + 1;
            count 1ms <= count 1ms + 1;
52
53
            if count lms > 6000 then -- 1 milisecond period
54
               if bT lms = '0' then
55
                  bT lms <= '1';
56
57
                 bT lms<= '0';
58
              end if;
59
              count lms <= t;
60
61
           end if;
62
           if count 1s > 6000000 then --1 second period
63
               if bT ls = '0' then
64
                 bT ls <= 'l';
65
              else
66
67
                 bT ls<= '0';
68
              end if;
               count 1s <= t;
69
70
            end if;
71
        end if;
72 end process reg;
```

```
73 Regs: process(bT ls, reset)
 74 begin
 75 if (reset ='0') then
     State <= S0;
 76
     Dctr <= U_ZERO;
Dreg <= U_ZERO;</pre>
77
78
79 elsif (rising edge(bT_ls)) then
 80 State <= StateNext;</pre>
      Dctr <= DctrNext;
81
     Dreg <= DregNext;
 82
 83 end if;
 84 end process;
85
86 comblogic: process(State, Dctr, B, S)
 87 begin
88 case State is
        when S0 =>
89
           L <= '0'; -- Laser off
90
            DregNext <= U ZERO; -- clr D
91
            DctrNext <= U ZERO; -- clr Dctr
92
            StateNext <= S1;
        when S1 =>
94
95
            DctrNext <= U ZERO; -- clr count
            L <='0';
96
97
            if (B ='0') then
               StateNext <= S2;
98
99
            else
100
              StateNext <= S1;
101
            end if:
        when S2 =>
102
103
          L <= 'l'; --Laser on
            DctrNext <= U ZERO;
104
            StateNext <= S3;
105
         when S3 =>
106
            L <= '0'; --Laser off
107
            DctrNext <= Dctr + 1; --count up
108
            if (S = '0') then
109
               StateNext <= S4;
110
111
            else
112
               StateNext <= S3;
             end if;
113
         when S4 =>
114
115
            DctrNext <= Dctr;
            DregNext <= SHR(Dctr, U ONE);</pre>
116
            L <= '0';
117
            StateNext <= S5;
118
119
         when S5 =>
120
           DregNext <= Dreg;
121
122
            StateNext <= S5;
                                            129 end case;
123
         when others =>
                                           130 end process;
124
            DregNext <= U ZERO;
                                           131 --assign Dreg output to D output
125
            DctrNext <= U ZERO;
                                           132 D <= Dreg;</pre>
126
            L <= '0';
127
                                            133
128
            StateNext <= S0;
                                            134 end Behavioral;
```

```
- 1
     NET "clk"
               LOC = P129 | IOSTANDARD = LVTTL | PERIOD = 12 MHz;
 2
 3
   4
 5
   6
 7
                   LOC = P46 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
      NET "D[7]"
 8
      NET "D[61"
                   LOC = P47 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
 9
      NET "D[5]"
                   LOC = P48 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
10
      NET "D[4]"
                   LOC = P49 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
11
      NET "D[3]"
                   LOC = P50 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
12
      NET "D[2]"
                   LOC = P51 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
13
      NET "D[1]"
                   LOC = P54 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
14
      NET "D[0]"
                   LOC = P55
                           | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
15
16
        NET "L"
17
                  LOC = P117 | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST;
18
   19
20
   # Switches
   21
22
23
      NET "reset"
                  LOC = P80
                          | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
                          | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
24
                  LOC = P79
      NET "S"
                  LOC = P78
                          | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
25
```

## Structural VHDL Model

