


Laser Distance Measurer

Modified State Diagram for Elbert v2 board



The clock cycle is slowed down to 1 second of a clock frequency =1 Hz.

Behavioral VHDL Model

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_UNSIGNED.ALL;
23 use IEEE.NUMERIC_STD.ALL;
24
25 entity LDM is
26 Port ( clk : in  STD_LOGIC;
27       reset : in  STD_LOGIC;|
28       B : in  STD_LOGIC;
29       S : in  STD_LOGIC;
30       L : out  STD_LOGIC;
31       D : out  STD_LOGIC_VECTOR (7 downto 0));
32 end LDM;
33
34 architecture Behavioral of LDM is
35     type statetype is (S0, S1, S2, S3, S4, S5);
36     signal State, Statenext : statetype;
37     signal Dctr, DctrNext: STD_LOGIC_VECTOR(7 downto 0);
38     signal Dreg, DregNext: STD_LOGIC_VECTOR(7 downto 0);
39     signal count_ls, t, count_lms: unsigned(24 downto 0);
40     signal bT_lms, bT_ls : STD_LOGIC;
41
42     constant U_ZERO : STD_LOGIC_VECTOR(7 downto 0) := "00000000";
43     constant U_ONE : STD_LOGIC_VECTOR(7 downto 0) := "00000001";
44
45 begin
46     t <= "00000000000000000000000000000000";
47
48     reg: process(clk) is
49     begin
50         if rising_edge(clk) then
51             count_ls <= count_ls + 1;
52             count_lms <= count_lms + 1;
53
54             if count_lms > 6000 then    --1 milisecond period
55                 if bT_lms = '0' then
56                     bT_lms <= '1';
57                 else
58                     bT_lms<= '0';
59                 end if;
60                 count_lms <= t;
61             end if;
62
63             if count_ls > 6000000 then    --1 second period
64                 if bT_ls = '0' then
65                     bT_ls <= '1';
66                 else
67                     bT_ls<= '0';
68                 end if;
69                 count_ls <= t;
70             end if;
71         end if;
72     end process reg;
```

```

73 Regs: process(bT_ls, reset)
74 begin
75   if (reset ='0') then
76     State <= S0;
77     Dctr <= U_ZERO;
78     Dreg <= U_ZERO;
79   elsif (rising_edge(bT_ls)) then
80     State <= StateNext;
81     Dctr <= DctrNext;
82     Dreg <= DregNext;
83   end if;
84 end process;
85
86 comblogic: process(State, Dctr, B, S)
87 begin
88   case State is
89     when S0 =>
90       L <= '0'; -- Laser off
91       DregNext <= U_ZERO; -- clr D
92       DctrNext <= U_ZERO; -- clr Dctr
93       StateNext <= S1;
94     when S1 =>
95       DctrNext <= U_ZERO; -- clr count
96       L <='0';
97       if (B ='0') then
98         StateNext <= S2;
99       else
100        StateNext <= S1;
101      end if;
102     when S2 =>
103       L <= '1'; --Laser on
104       DctrNext <= U_ZERO;
105       StateNext <= S3;
106     when S3 =>
107       L <= '0'; --Laser off
108       DctrNext <= Dctr + 1; --count up
109       if ( S = '0') then
110         StateNext <= S4;
111       else
112         StateNext <= S3;
113       end if;
114     when S4 =>
115       DctrNext <= Dctr;
116       DregNext <= SHR(Dctr, U_ONE);
117       L <= '0';
118       StateNext <= S5;
119
120     when S5 =>
121       DregNext <= Dreg;
122       StateNext <= S5;
123
124     when others =>
125       DregNext <= U_ZERO;
126       DctrNext <= U_ZERO;
127       L <= '0';
128       StateNext <= S0;
129     end case;
130   end process;
131   --assign Dreg output to D output
132   D <= Dreg;
133
134 end Behavioral;

```

```

1
2     NET "clk"      LOC = P129  | IOSTANDARD = LVTTTL | PERIOD = 12 MHz;
3
4 #####
5 # LED
6 #####
7
8     NET "D[7]"      LOC = P46  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST;
9     NET "D[6]"      LOC = P47  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST;
10    NET "D[5]"      LOC = P48  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST;
11    NET "D[4]"      LOC = P49  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST;
12    NET "D[3]"      LOC = P50  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST;
13    NET "D[2]"      LOC = P51  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST;
14    NET "D[1]"      LOC = P54  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST;
15    NET "D[0]"      LOC = P55  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST;
16
17    NET "L"          LOC = P117 | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST;
18
19 #####
20 # Switches
21 #####
22
23    NET "reset"      LOC = P80  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
24    NET "B"          LOC = P79  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
25    NET "S"          LOC = P78  | IOSTANDARD = LVTTTL | DRIVE = 8 | SLEW = FAST | PULLUP;
26

```

Structural VHDL Model

The screenshot displays the Xilinx IDE interface for a Structural VHDL Model. The left pane shows the Hierarchy tree, which includes the following components:

- LaserDistMeasurer
- xc3s50a-4tq144
- LaserDistMeasurer - Structural (LaserDistMeasurer.vhd)
- LDM_Controller_1 - LDM_Controller - Behavioral (LDM_Controller.vhd)
- LDM_Datapath_1 - LDM_Datapath - Structural (LDM_Datapath.vhd)
- Dctr - Reg8 - Behavioral (Reg8.vhd)
- Add1 - Add8 - Behavioral (Add8.vhd)
- ShiftRight - ShiftR1_8
- Dreg - Reg8 - Behavioral (Reg8.vhd)

The right pane shows the VHDL code for the Structural model, which includes the following components:

- entity LaserDistMeasurer is**
- Port** (clk : in STD_LOGIC;
- reset : in STD_LOGIC;
- B : in STD_LOGIC;
- S : in STD_LOGIC;
- L : out STD_LOGIC;
- D : out STD_LOGIC_VECTOR (7 downto 0));
- end LaserDistMeasurer;**
- architecture Structural of LaserDistMeasurer is**
- component** LDM_Controller
- port** (clk,reset : in STD_LOGIC;
- B, S : in STD_LOGIC;
- L : out STD_LOGIC;
- Dreg_clr, Dreg_ld : out STD_LOGIC;
- Dctr_clr, Dctr_ld : out STD_LOGIC
-);
- end component;**
- component** LDM_Datapath
- port** (clk : in STD_LOGIC;
- Dreg_clr, Dreg_ld : in STD_LOGIC;
- Dctr_clr, Dctr_ld : in STD_LOGIC;
- D : out STD_LOGIC_VECTOR (7 downto 0)
-);
- end component;**
- signal** Dreg_clr, Dreg_ld : STD_LOGIC;
- signal** Dctr_clr, Dctr_ld : STD_LOGIC;
- begin**
- LDM_Controller_1 : LDM_Controller
- port map (clk, reset, B, S, L, Dreg_clr,
- Dreg_ld, Dctr_clr, Dctr_ld);
- LDM_Datapath_1 : LDM_Datapath
- port map (clk, Dreg_clr, Dreg_ld, Dctr_clr,
- Dctr_ld, D);
- end Structural;**