

Design a single purpose processor to create an alarm system that sets a single-bit output alarm to '1' when the average temperature of two consecutive samples meets or exceeds a user-defined threshold value. An 8-bit unsigned input CT indicates the current temperature, and an 8-bit unsigned input WT indicates the warning threshold. Samples should be taken every millisecond. A single-bit input clr when 1 disables the alarm and the sampling process. Start by capturing the desired system behavior as an HLSM, draw the state diagram and then write the VHDL model.



Step 1 - Capture a high-level state machine



Step 2 – VHDL Model

Input are 0 when they are supposed to be 1 and vice versa, so the program will run on the Elbert V2 board.

```
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.NUMERIC STD.ALL;
23 use IEEE.STD LOGIC UNSIGNED.ALL;
24
25
26 entity TemperatureAlrm is
     Port ( clk : in STD LOGIC;
27
              reset : in STD LOGIC;
28
29
              clr : in STD LOGIC;
              CT : in STD LOGIC VECTOR (7 downto 0);
30
31
              WT : in STD LOGIC VECTOR (7 downto 0);
              Alrm : out STD LOGIC);
32
33 end TemperatureAlrm;
34
35 architecture Behavioral of TemperatureAlrm is
36 type statetype is (Init, Clear, Sample, AlrmOn, AlrmOff);
37 signal state, statenext: statetype;
38 signal temp0, temp0Next: STD LOGIC VECTOR(7 downto 0);
39 signal temp1, temp1Next: STD LOGIC VECTOR(7 downto 0);
40 signal ave, aveNext: STD LOGIC VECTOR(7 downto 0);
41 signal count lms, t: unsigned(24 downto 0);
42 signal sumReg, asumReg : STD LOGIC VECTOR(7 downto 0);
   signal bT_lms: STD LOGIC;
43
44
45 constant U Zero: STD LOGIC VECTOR(7 downto 0) := "000000000";
46 constant U ONE: STD LOGIC VECTOR(7 downto 0) := "00000001";
47
48 begin
```

```
49 t <= "000000000000000000000000000000";
50
51
      reg: process(clk) is
52
     begin
         if rising edge(clk)then
53
            count lms <= count lms + 1;
54
55
            if count lms > 6000 then -- 1 milisecond period
56
               if bT lms = '0' then
57
                  bT lms <= '1';
58
59
               else
                 bT_lms<= '0';
60
61
               end if;
62
               count lms <= t;
63
            end if;
         end if;
64
65
     end process reg;
66
      regs: process (bT_lms, reset, clr) is
67
68
      begin
      if (reset ='0') then
69
70
      state <= Init;
71
        temp0 <= U Zero;
        temp1 <= U Zero;
72
        ave <= U Zero;
73
      elsif (clr = '0') then
74
75
      state <= Clear;
     elsif rising edge(bT lms) then
76
```

```
77
      state <= statenext;
 78
      temp0 <= temp0Next;
 79
      templ <= templNext;</pre>
      ave <= aveNext;
 80
 81
      end if;
       end process regs;
 82
 83
 84
      CombLogic: process (state, CT, WT) is
      begin
 85
 86
          case (state) is
           when Init =>
 87
            Alrm <='0';
 88
            temp0Next <= U Zero;
 89
            templNext <= U Zero;
 90
            aveNext <= U Zero;
 91
 92
            statenext <= Sample;
 93
 94
            when Sample =>
 95
            temp0Next <= CT;
            templNext <= temp0;
 96
            sumReg <= temp0 + temp1;
 97
 98
            asumReg <= SHR(sumReg, U ONE);
            aveNext <= asumReg;
99
            if (clr = '0') then
100
                statenext <= Clear;
101
102
            elsif (ave < WT) then
               statenext <= AlrmOff;
103
104
             elsif (ave >= WT) then
```

```
105
               statenext <= AlrmOn;
106
           end if;
107
            when AlrmOff =>
108
109
            Alrm <= '0';
           if (clr = '0') then
110
111
              statenext <= Clear;
           end if;
112
113
           when AlrmOn =>
114
115
           Alrm <= '1';
           if (clr = '0') then
116
              statenext <= Clear;
117
           end if;
118
119
120
           when Clear =>
           Alrm <= '0';
121
122
           if (clr = 'l') then
               statenext <= Init;
123
           else
124
              statenext <= Clear;
125
           end if;
126
127
           when others =>
128
129
           statenext <= Clear;
130
         end case;
131
     end process;
132
```

133 end Behavioral;