

Introduction

Processor

- Digital circuit that performs a computation tasks
- It consists of a **controller** and a datapath

Processor Types

- Application-specific: variety of computation tasks
- Single-purpose: one particular computation task
- Custom single-purpose: non-standard task

A Custom Single-Purpose Processor may be

- Fast, small, low power
- But, high NRE, longer time-to-market, less flexible

Objectives

- Identify methods used for a controller design
 - Finite State Machine (FSM)
 - Moore versus Mealy
 - FSM in VHDL
 - Controller Design

Combinational logic design

Combinational circuit is a logic circuit whose outputs at any time are determined directly and only from the present input combinations.

Combinational logic design process:

Step 1: Capture behavior

Capture the function

Step 2: Convert to circuit


- Create equations
- Implement as gate-based circuit


Combinational logic design Example

A) Problem description

y is 1 if a is to 1, or b and c are 1. z is 1 if b or c is to 1, but not both, or if all are 1.

D) Minimized output equations y. bc






B) Truth table

	Inputs		Outputs	
a	b	c	y	Z
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

C) Output equations

$$y = a'bc + ab'c' + ab'c + abc' + abc$$

$$z = a'b'c + a'bc' + ab'c + abc' + abc$$



RT-Level Combinational Components

- Register transfer (RT) methodology is used for the design of large combinational logic circuits.
- RT is a higher level of abstraction than logic gates.
- The building blocks of RT-Level design are shown, next slide.


RT-Level Combinational Components

I(m-1) I1 I0 n SO n-bit, m x 1 Multiplexor S(log m) n O	I(log n -1) I0 log n x n Decoder O(n-1) O1 O0	A B n-bit Adder n carry sum	A B n n-bit Comparator less equal greater	A B n n bit, m function ALU S(log m) O
O = 10 if S=000 11 if S=001 1(m-1) if S=111	O0 =1 if I=000 O1 =1 if I=001 O(n-1) =1 if I=111	sum = A+B (first n bits) carry = (n+1)'th bit of A+B	less = 1 if A <b equal =1 if A=B greater=1 if A>B</b 	O = A op B op determined by S.
	With enable input e → all O's are 0 if e=0	With carry-in input Ci→ sum = A + B + Ci		May have status outputs carry, zero, etc.

Sequential components

Sequential circuit employs memory element in addition to combinational logic gate. Their outputs are determined from the present input as well as the past states, on the memory cells.

Sequential components




Finite-State Machine (FSM)

For sequential behavior, a Boolean equation is not enough, a more powerful mathematical formalism called FSM is used:

- Each state represents the current 'mode' of the circuit, serving as the circuit's memory of past input values
- In Moore FSM
 - desired out put values are listed next to each state
 - Input conditions that cause a transition from one state to another are shown next to each arc
 - Each arc condition is ANDed with rising (or falling) clock edge, all inputs are synchronous
- All inputs and outputs must be Boolean, all operations must be Boolean operations.

A) Problem Description

You want to construct a frequency divider. Slow down your preexisting frequency so that you output a 1 cycle for every four cycles



Finite State Machines


FSMs are sequential machines with "random" next-state logic

Used to implement functions that are realized by carrying out a **sequence of steps** -- commonly used as a controller in a large system

The state transitions within an FSM are more complicated than for regular sequential logic such as a shift register

An FSM is specified using five entities: *symbolic states*, *input signals*, *output signals*, *next-state function* and *output function*

Mealy vs Moore output




Mealy versus Moore FSM

- Mealy FSM
 - Output depends both on current state and inputs.
- Moore FSM
 - Output depends only on current state.

In theory, for any Mealy machine, there is an equivalent Moore machine, and vice versa.

In practice, one or the other will be most appropriate.

Finite State Machine



A *node* represents a unique state

An arc represents a transition from one state to another Is labeled with the condition that causes the transition


Moore outputs are shown inside the bubble

Mealy outputs are shown on the arcs

Only asserted outputs are listed

Controller Design

- The sequential circuit that implements an FSM is called a controller. A standard controller architecture consists of a register and combinational logic.
- Combinational logic provides for next state and the output logic.



Controller Design Process

Step1: Capture behavior

• <u>Capture</u> the Finite State Machine (FSM), FSM describes the desired behavior of the controller. A state diagram is a graphical drawing of FSM.


Step 2: Convert to circuit


- <u>Set up</u> the standard architecture, by using a state register of appropriate width and combinational logic
 - State register width = log₂(number of states)
- Encode states by assigning a unique binary number to each state
- <u>Fill in</u> the truth table, translate the FSM into a truth table for the combinational logic such that the logic will generate the outputs and next state signals for the given FSM
- Implement the combinational logic.

Sequential logic (Controller) design

A) Problem Description

You want to construct a frequency divider. Slow down your preexisting frequency so that you output a 1 cycle for every four cycles







Inputs			Outputs		
Q1	Q0	a	I1	10	X
0	0	0	0	0	0
0	0	1	0	1	
0	1	0	0	1	0
0	1	1	1	0	
1	0	0	1	0	0
1	0	1	1	1	
1	1	0	1	1	1
1	1	1	0	0	

D) State Table (Moore-type)

- Given this implementation model
 - Sequential logic design quickly reduces to combinational logic design

Sequential logic (Controller) design (cont.)





Modeling Finite-State Machine in VHDL

An enumeration type can be used for the states:

```
type frequency_divider is
    (zero, one, two, three);
```

 We can declare a signal to represent the current state of state machine:

```
signal current_state, next_state: frequency-
divider;
```

Modeling Finite-State Machine in VHDL

• An enumeration type can be used for the states:

```
type frequency_divider is
    (zero, one, two, three);
```


 We can declare a signal to represent the current state of state machine:

```
signal current_state, next_state: frequency-
divider;
```


```
31
32 entity F Divider is
33 Port ( clk : in STD LOGIC;
             a : in STD LOGIC;
34
             reset : in STD LOGIC;
35
              x : out STD LOGIC);
36
37 end F Divider;
38
39 architecture Behavioral of F Divider is
     type statetype is(zero, one, two, three);
40
      signal state, nextstate: statetype;
41
42
43 begin
44 -- state register
    process(clk) begin
45
46 if (clk ='1' and clk' event) then
    if(reset='1') then state<=zero;
47
48 elsif (a='0') then state<=state;
49 else state<=nextstate;</pre>
    end if:
50
51 end if;
    end process;
52
53
54 -- next state logic
     nextstate<= one when state=zero else
55
                 two when state=one else
56
                three when state=two else
57
                 zero when state=three;
58
59
60 -- output logic
      x<='1' when state=three else '0';
61
62 end Behavioral:
63
```


Test Bench

```
-- insert stimulus here
 91
           reset <='1'; wait for 20 ns;
 92
           reset <='0'; wait for 20 ns;
 93
              a <= '1'; wait for 20 ns;
 94
                <= '0'; wait for 20 ns;
 95
                <= '1'; wait for 20 ns;
 96
              a <= '0'; wait for 20 ns;
 97
                <= '1'; wait for 20 ns;
 98
                <= '0'; wait for 20 ns;
 99
              a <= '1'; wait for 20 ns;
100
                <= '0'; wait for 20 ns;
101
                <= '1'; wait for 20 ns;
102
              a <= '0'; wait for 20 ns;
103
              a <= '1': wait for 20 ns:
104
              a <= '0'; wait for 20 ns;
105
              a <= '1'; wait for 20 ns;
106
                <= '0'; wait for 20 ns;
107
              a <= '1'; wait for 20 ns;
108
              a <= '0'; wait for 20 ns;
109
              a <= '1'; wait for 20 ns;
110
              a <= '0'; wait for 20 ns;
111
              a <= '1'; wait for 20 ns;
112
                <= '0'; wait for 20 ns;
113
                <= '1'; wait for 20 ns;
114
              a <= '0'; wait for 20 ns;
115
              a <= '1'; wait for 20 ns;
116
              a <= '0'; wait for 20 ns;
117
```



RTL Schematic







Moore Finite State Machine (FSM)

Three blocks:

- next state logic
- state register
- output logic



FSM Example: Divide



The double circle indicates the reset state

FSM in VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity divideby3FSM is
 port(clk, reset: in STD_LOGIC;
      y: out STD LOGIC):
end:
architecture synth of divideby3FSM is
 type statetype is (SO, S1, S2);
 signal state, nextstate: statetype;
begin
 -- state register
 process (clk, reset) begin
   if reset = '1' then state \leq S0:
   elsif clk'event and clk = '1' then
   state <= nextstate:
   end if:
 end process;
 -- next state logic
 nextstate <= S1 when state = S0 else
               S2 when state = S1 else
               S0:
 -- output logic
 y \le '1' when state = SO else '0';
end:
```

This example defines a new enumeration data type, statetype, with three possibilities: s0, s1, s2, state and nextstate are statetype signals. By using an enumeration instead of choosing the state encoding, VHDL frees the synthesizer to explore various state encodings to choose the best one.

Summary

- Designing a custom single-purpose processor for a given application requires an understanding of various aspects of digital design.
- Design of a circuit to implement Boolean functions requires combinational logic design.
- Design of a circuit to implement a state diagram requires sequential design, this circuit is commonly called a controller.
- A controller consists of a state register and a combinational logic block.
 - The combinational logic block provides for next state and output logic.
 - The size of the state register depends on the number of states.