Features

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
 - 135 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-Chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments
 - 64K/128K/256K Bytes of In-System Self-Programmable Flash
 - 4K Bytes EEPROM
 - 8K Bytes Internal SRAM
 - Write/Erase Cycles:10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/ 100 years at 25°C
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming Lock for Software Security
 - Endurance: Up to 64K Bytes Optional External Memory Space
- JTAG (IEEE std. 1149.1 compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - Four 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four 8-bit PWM Channels
 - Six/Twelve PWM Channels with Programmable Resolution from 2 to 16 Bits (ATmega1281/2561, ATmega640/1280/2560)
 - Output Compare Modulator
 - 8/16-channel, 10-bit ADC (ATmega1281/2561, ATmega640/1280/2560)
 - Two/Four Programmable Serial USART (ATmega1281/2561,ATmega640/1280/2560)
 - Master/Slave SPI Serial Interface
 - Byte Oriented 2-wire Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
 - 54/86 Programmable I/O Lines (ATmega1281/2561, ATmega640/1280/2560)
 - 64-pad QFN/MLF, 64-lead TQFP (ATmega1281/2561)
 - 100-lead TQFP, 100-ball CBGA (ATmega640/1280/2560)
 - RoHS/Fully Green
- Temperature Range:
 - -40°C to 85°C Industrial
- Ultra-Low Power Consumption
 - Active Mode: 1 MHz, 1.8V: 500 μA
 - Power-down Mode: 0.1 µA at 1.8V
- Speed Grade:
 - ATmega640V/ATmega1280V/ATmega1281V:
 - 0 4 MHz @ 1.8 5.5V, 0 8 MHz @ 2.7 5.5V
 - ATmega2560V/ATmega2561V:
 - 0 2 MHz @ 1.8 5.5V, 0 8 MHz @ 2.7 5.5V
 - ATmega640/ATmega1280/ATmega1281:
 - 0 8 MHz @ 2.7 5.5V, 0 16 MHz @ 4.5 5.5V
 - ATmega2560/ATmega2561:
 - 0 16 MHz @ 4.5 5.5V



8-bit AVR®
Microcontroller with
64K/128K/256K
Bytes In-System
Programmable
Flash

ATmega640/V ATmega1280/V ATmega1281/V ATmega2560/V ATmega2561/V

Preliminary Summary





1. Pin Configurations

Figure 1-1. TQFP-pinout ATmega640/1280/2560





Figure 1-2. CBGA-pinout ATmega640/1280/2560







Table 1-1. CBGA-pinout ATmega640/1280/2560.

	1	2	3	4	5	6	7	8	9	10
Α	GND	AREF	PF0	PF2	PF5	PK0	PK3	PK6	GND	VCC
В	AVCC	PG5	PF1	PF3	PF6	PK1	PK4	PK7	PA0	PA2
С	PE2	PE0	PE1	PF4	PF7	PK2	PK5	PJ7	PA1	PA3
D	PE3	PE4	PE5	PE6	PH2	PA4	PA5	PA6	PA7	PG2
E	PE7	PH0	PH1	PH3	PH5	PJ6	PJ5	PJ4	PJ3	PJ2
F	VCC	PH4	PH6	PB0	PL4	PD1	PJ1	PJ0	PC7	GND
G	GND	PB1	PB2	PB5	PL2	PD0	PD5	PC5	PC6	VCC
Н	PB3	PB4	RESET	PL1	PL3	PL7	PD4	PC4	PC3	PC2
J	PH7	PG3	PB6	PL0	XTAL2	PL6	PD3	PC1	PC0	PG1
K	PB7	PG4	VCC	GND	XTAL1	PL5	PD2	PD6	PD7	PG0



Figure 1-3. Pinout ATmega1281/2561



Note: The large center pad underneath the QFN/MLF package is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

1.1 Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min. and Max values will be available after the device is characterized.

2. Overview

The ATmega640/1280/1281/2560/2561 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega640/1280/1281/2560/2561 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega640/1280/1281/2560/2561 provides the following features: 64K/128K/256K bytes of In-System Programmable Flash with Read-While-Write capabilities, 4K bytes EEPROM, 8K bytes SRAM, 54/86 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), six flexible Timer/Counters with compare modes and PWM, 4 USARTs, a byte oriented 2-wire Serial Interface, a 16-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Powersave mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega640/1280/1281/2560/2561 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega640/1280/1281/2560/2561 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 Comparison Between ATmega1281/2561 and ATmega640/1280/2560

Each device in the ATmega640/1280/1281/2560/2561 family differs only in memory size and number of pins. Table 2-1 summarizes the different configurations for the six devices.

 Table 2-1.
 Configuration Summary

Device	Flash	EEPROM	RAM	General Purpose I/O pins	16 bits resolution PWM channels	Serial USARTs	ADC Channels
ATmega640	64KB	4KB	8KB	86	12	4	16
ATmega1280	128KB	4KB	8KB	86	12	4	16
ATmega1281	128KB	4KB	8KB	54	6	2	8
ATmega2560	256KB	4KB	8KB	86	12	4	16
ATmega2561	256KB	4KB	8KB	54	6	2	8

2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 78.

2.3.4 Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 79.

2.3.5 Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up





resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega640/1280/1281/2560/2561 as listed on page 82.

2.3.6 Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 83.

2.3.7 Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 86.

2.3.8 Port F (PF7..PF0)

Port F serves as analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface.

2.3.9 Port G (PG5..PG0)

Port G is a 6-bit I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 90.

2.3.10 Port H (PH7..PH0)

8

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up

ATmega640/1280/1281/2560/2561

resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port H also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 92.

2.3.11 Port J (PJ7..PJ0)

Port J is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port J also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 95.

2.3.12 Port K (PK7..PK0)

Port K serves as analog inputs to the A/D Converter.

Port K is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port K output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port K pins that are externally pulled low will source current if the pull-up resistors are activated. The Port K pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port K also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 96.

2.3.13 Port L (PL7..PL0)

Port L is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port L output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port L pins that are externally pulled low will source current if the pull-up resistors are activated. The Port L pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port L also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 98.

2.3.14 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System and Reset Characteristics" on page 375. Shorter pulses are not guaranteed to generate a reset.

2.3.15 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.3.16 XTAL2

Output from the inverting Oscillator amplifier.





2.3.17 AVCC

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter.

2.3.18 AREF

This is the analog reference pin for the A/D Converter.

3. Resources

A comprehensive set of development tools and application notes, and datasheets are available for download on http://www.atmel.com/avr.

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

5. Register Summary

	ister St									_
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x1FF)	Reserved	-	-	-	-	-	-	-	-	
	Reserved	-	-	-	-	-	-	-	-	
(0x13F)	Reserved									
(0x13E)	Reserved									
(0x13D)	Reserved									
(0x13C)	Reserved									
(0x13B)	Reserved									
(0x13A)	Reserved									
(0x139)	Reserved									
(0x138)	Reserved									
(0x137)	Reserved									
(0x136)	UDR3				USART3 I/O	Data Register				page 223
(0x135)	UBRR3H	-	-	-	-	L	JSART3 Baud Ra	te Register High E	Byte	page 227
(0x134)	UBRR3L				JSART3 Baud Ra	ate Register Low	Byte			page 227
(0x133)	Reserved	-	-	-	-	-	-	-	-	
(0x132)	UCSR3C	UMSEL31	UMSEL30	UPM31	UPM30	USBS3	UCSZ31	UCSZ30	UCPOL3	page 239
(0x131)	UCSR3B	RXCIE3	TXCIE3	UDRIE3	RXEN3	TXEN3	UCSZ32	RXB83	TXB83	page 238
(0x130)	UCSR3A	RXC3	TXC3	UDRE3	FE3	DOR3	UPE3	U2X3	MPCM3	page 238
(0x12F)	Reserved	-	-	-	-	-	-	-	-	
(0x12E)	Reserved	-	-	-	-	-	-	-	-	
(0x12D)	OCR5CH					ompare Register				page 166
(0x12C)	OCR5CL			Timer/Co	unter5 - Output C	ompare Register	C Low Byte			page 166
(0x12B)	OCR5BH			Timer/Co	unter5 - Output C	ompare Register	B High Byte			page 166
(0x12A)	OCR5BL			Timer/Co	unter5 - Output C	Compare Register	B Low Byte			page 166
(0x129)	OCR5AH			Timer/Co	unter5 - Output C	ompare Register	A High Byte			page 166
(0x128)	OCR5AL			Timer/Co	unter5 - Output C	ompare Register	A Low Byte			page 166
(0x127)	ICR5H			Timer/	Counter5 - Input (Capture Register	High Byte			page 167
(0x126)	ICR5L			Timer/	Counter5 - Input	Capture Register	Low Byte			page 167
(0x125)	TCNT5H			Time	er/Counter5 - Co	unter Register Hig	gh Byte			page 163
(0x124)	TCNT5L			Tim	er/Counter5 - Co	unter Register Lo	w Byte			page 163
(0x123)	Reserved	-	-	-	-	-	-	-	-	
(0x122)	TCCR5C	FOC5A	FOC5B	FOC5C	-	-	-	-	-	page 162
(0x121)	TCCR5B	ICNC5	ICES5	-	WGM53	WGM52	CS52	CS51	CS50	page 161
(0x120)	TCCR5A	COM5A1	COM5A0	COM5B1	COM5B0	COM5C1	COM5C0	WGM51	WGM50	page 158
(0x11F)	Reserved	-	-	-	-	-	-	-	-	
(0x11E)	Reserved	-	-	-	-	-	-	-	-	
(0x11D)	Reserved	-	-	-	-	-	-	-	-	
(0x11C)	Reserved	-	-	-	-	-	-	-	-	
(0x11B)	Reserved	-	-	-	-	-	-	-	-	
(0x11A)	Reserved	-	-	-	-	-	-	-	-	
(0x119)	Reserved	-	-	-	-	-	-	-	-	
(0x118)	Reserved	-	-	-	-	-	-	-	-	
(0x117)	Reserved	-	-	-	-	-	-	-	-	
(0x116)	Reserved	-	-	-	-	-	-	-	-	
(0x115)	Reserved	-	-	-	-	-	-	-	-	
(0x114)	Reserved	-	-	-	-	-	-	-	-	
(0x113)	Reserved	-	-	-	-	-	-	-	-	
(0x112)	Reserved	-	-	-	-	-	-	-	-	
(0x111)	Reserved	-	-	-	-	-	-	-	-	
(0x110)	Reserved	-	-	-	-	-	-	-	-	
(0x10F)	Reserved	-	-	-	-	-	-	-	-	
(0x10E)	Reserved	-	-	-	-	-	-	-	-	
(0x10D)	Reserved	-	-	-	-	-	-	-	-	
(0x10C)	Reserved	-	-	-	-	-	-	1-	-	
(0x10B)	PORTL	PORTL7	PORTL6	PORTL5	PORTL4	PORTL3	PORTL2	PORTL1	PORTL0	page 104
(0x10A)	DDRL	DDL7	DDL6	DDL5	DDL4	DDL3	DDL2	DDL1	DDL0	page 104
(0x109)	PINL	PINL7	PINL6	PINL5	PINL4	PINL3	PINL2	PINL1	PINL0	page 104
(0x108)	PORTK	PORTK7	PORTK6	PORTK5	PORTK4	PORTK3	PORTK2	PORTK1	PORTK0	page 103
(0x107)	DDRK	DDK7	DDK6	DDK5	DDK4	DDK3	DDK2	DDK1	DDK0	page 103
(0x106)	PINK	PINK7	PINK6	PINK5	PINK4	PINK3	PINK2	PINK1	PINK0	page 104
(0x105)	PORTJ	PORTJ7	PORTJ6	PORTJ5	PORTJ4	PORTJ3	PORTJ2	PORTJ1	PORTJ0	page 103
(0x104)	DDRJ	DDJ7	DDJ6	DDJ5	DDJ4	DDJ3	DDJ2	DDJ1	DDJ0	page 103
		PINJ7	PINJ6	PINJ5	PINJ4	PINJ3	PINJ2	PINJ1	PINJ0	page 103
(0x103)	PINJ	FINOT	1 11 100							
, ,	PINJ PORTH	PORTH7	PORTH6	PORTH5	PORTH4	PORTH3	PORTH2	PORTH1	PORTH0	page 103





Display Pilet	Address	Nama	Dit 7	Dit 6	Bit 5	Di4 A	Di4 2	Dit 2	Dis 1	Bit 0	Paga
(0)FF Reserved	Address	Name	Bit 7	Bit 6		Bit 4	Bit 3	Bit 2	Bit 1		Page
GoFE Reserved	, ,					PINH4	PINH3			PINH0	page 103
OxfO Reserved						-	_			-	
GoPC Reserved	, ,									_	
(00-FB) Reserved	, ,				-				-	-	
(0.6Fg) Reserved	(0xFB)	Reserved	-	-	-	-	-	-	-	-	
(0.6Fg)	(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(0xFg) Reserved	(0xF9)	Reserved	-	-	-	-	-	-	-	-	
(0.0Fg) Reserved	(0xF8)	Reserved	-	-	-	-	-	-	-	-	
(0)(6) Reserved	, ,			-	-	-	-	-	-	-	
(00F4) Reserved										-	
(0)F3	` '									-	
(0xF2 Reserved	, ,									-	
(0,6F1)										-	
(0xEP) Reserved	` '									_	
(0xEE)	` ,		-	-	-	-	-	-	-	-	
(0xEC)	(0xEF)	Reserved	-	-	-	-	-	-	-	-	
(0xEB) Reserved	(0xEE)	Reserved		-	-		-	-	-	-	
(0xEB)	(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xE8) Reserved	` '			-	-	-	-	-	-	-	
(0xE8) Reserved - - - - - - - - -	, ,			-	-				-	-	
(0xE7)										-	
OxEF) Reserved	` '									-	
(0xE6) Reserved	, ,						-			-	
(0xE5) Reserved							_			-	
(0xE4) Reserved	` '									-	
(0xE2) Reserved	, ,				-					-	
(0xE1) Reserved			-	-	-	-		-	-	-	
(0xE0) Reserved	(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xDF) Reserved	(0xE1)	Reserved	-	-	-	-		-	-	-	
(0xDE) Reserved	(0xE0)	Reserved	-	-	-	-		-	-	-	
(0xDD)	, ,		-	-	-	-	-	-	-	-	
(0xDC) Reserved	, ,						-			-	
(0xDB)	` '									-	
(0xDA)	, ,									-	
(0xD9)	, ,									-	
(0xD8)	` '			-	-	_		-	-	_	
USAR72	, ,		-	-	-	-	-	-	-	-	
USART2 Baud Rate Register High Byte	(0xD7)	Reserved	-	-	-	-	-	-	-	-	
USART2 Baud Rate Register Low Byte	(0xD6)	UDR2		•		USART2 I/0	Data Register		•	•	page 223
(0xD3) Reserved - - - - - - - - -	(0xD5)	UBRR2H	-	-	-	-	L	SART2 Baud Ra	te Register High E	Byte	page 227
(0xD2) UCSR2C UMSEL21 UMSEL20 UPM21 UPM20 USBS2 UCSZ21 UCSZ20 UCF (0xD1) UCSR2B RXCIE2 TXCIE2 UDRIE2 RXEN2 TXEN2 UCSZ22 RXB82 TX (0xD0) UCSR2A RXC2 TXC2 UDRE2 FE2 DOR2 UPE2 U2X2 MP (0xCF) Reserved -	, ,	UBRR2L				USART2 Baud Ra	ate Register Low	Byte			page 227
(0xD1) UCSR2B RXCIE2 TXCIE2 UDRIE2 RXEN2 TXEN2 UCSZ22 RXB82 TX (0xD0) UCSR2A RXC2 TXC2 UDRE2 FE2 DOR2 UPE2 U2X2 MP (0xCF) Reserved - <t< td=""><td>, ,</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td><td></td></t<>	, ,									-	
(0xD0) UCSR2A RXC2 TXC2 UDRE2 FE2 DOR2 UPE2 U2X2 MP (0xCF) Reserved - </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>UCPOL2</td> <td>page 239</td>										UCPOL2	page 239
OxCF Reserved - - - - - - - - -										TXB82	page 238
USART1 VO Data Register										MPCM2	page 238
(0xCD) UBRR1H - - - - USART1 Baud Rate Register High Byte (0xCC) UBRR1L USART1 Baud Rate Register Low Byte (0xCB) Reserved - <td></td> <td></td> <td>-</td> <td>_</td> <td>-</td> <td></td> <td>_</td> <td>_</td> <td>-</td> <td>_</td> <td>page 223</td>			-	_	-		_	_	-	_	page 223
(0xCC) UBRR1L USART1 Baud Rate Register Low Byte (0xCB) Reserved -			-	-	-			SART1 Baud Ra	te Register High F	Byte	page 227
(0xCB) Reserved - <										<i>y.</i> *	page 227
(0xCA) UCSR1C UMSEL11 UMSEL10 UPM11 UPM10 USBS1 UCSZ11 UCSZ10 UCF (0xC9) UCSR1B RXCIE1 TXCIE1 UDRIE1 RXEN1 TXEN1 UCSZ12 RXB81 TX (0xC8) UCSR1A RXC1 TXC1 UDRE1 FE1 DOR1 UPE1 U2X1 MP (0xC7) Reserved -			-	-					-	-	· ÿ
(0xC9) UCSR1B RXCIE1 TXCIE1 UDRIE1 RXEN1 TXEN1 UCSZ12 RXB81 TX (0xC8) UCSR1A RXC1 TXC1 UDRE1 FE1 DOR1 UPE1 U2X1 MP (0xC7) Reserved - <t< td=""><td></td><td>UCSR1C</td><td>UMSEL11</td><td>UMSEL10</td><td>UPM11</td><td>UPM10</td><td>USBS1</td><td>UCSZ11</td><td>UCSZ10</td><td>UCPOL1</td><td>page 239</td></t<>		UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	page 239
(0xC7) Reserved - <	(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE1		TXEN1	UCSZ12	RXB81	TXB81	page 238
(0xC6) UDR0 USART0 I/O Data Register (0xC5) UBRR0H - - - USART0 Baud Rate Register High Byte (0xC4) UBRR0L USART0 Baud Rate Register Low Byte (0xC3) Reserved -		UCSR1A	RXC1	TXC1	UDRE1		DOR1		U2X1	MPCM1	page 238
(0xC5) UBRR0H - - - - USART0 Baud Rate Register High Byte (0xC4) UBRR0L USART0 Baud Rate Register Low Byte (0xC3) Reserved - <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td>			-	-	-			-	-	-	
(0xC4) UBRR0L USART0 Baud Rate Register Low Byte (0xC3) Reserved -											page 223
(0xC3) Reserved - <			-	-					te Register High E	3yte	page 227
(0xC2) UCSR0C UMSEL01 UMSEL00 UPM01 UPM00 USBS0 UCSZ01 UCSZ00 UCF											page 227
										- UCPOL0	page 220
	(0xC2) (0xC1)	UCSR0C UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ01	RXB80	TXB80	page 239 page 238
										MPCM0	page 238
										-	F-93 200

■ ATmega640/1280/1281/2560/2561

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBE)	Reserved		-	-	-		-			90
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	page 269
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	page 266
(0xBB)	TWDR					erface Data Regis				page 268
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	page 269
(0xB9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	page 268
(0xB8)	TWBR	_				ace Bit Rate Reg	ister			page 266
(0xB7)	Reserved	-	-	-	-	-	-	-	-	1 2 3 2 2 2
(0xB6)	ASSR	-	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	page 185
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	OCR2B			Tim	ner/Counter2 Out	out Compare Reg	ister B	•		page 192
(0xB3)	OCR2A			Tin	ner/Counter2 Out	out Compare Reg	ister A			page 192
(0xB2)	TCNT2				Timer/Co	unter2 (8 Bit)				page 192
(0xB1)	TCCR2B	FOC2A	FOC2B	-	-	WGM22	CS22	CS21	CS20	page 191
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	page 192
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	OCR4CH			Timer/Co	unter4 - Output C	ompare Register	C High Byte			page 166
(0xAC)	OCR4CL					ompare Register	•			page 166
(0xAB)	OCR4BH					ompare Register			T	page 166
(0xAA)	OCR4BL					ompare Register				page 166
(0xA9)	OCR4AH				•	ompare Register				page 165
(8Ax0)	OCR4AL			Timer/Co	unter4 - Output C	ompare Register	A Low Byte			page 165
(0xA7)	ICR4H				•	Capture Register	• •			page 167
(0xA6)	ICR4L					Capture Register				page 167
(0xA5)	TCNT4H					unter Register Hig	-			page 163
(0xA4)	TCNT4L		1	Tim	er/Counter4 - Co	unter Register Lo	w Byte			page 163
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	TCCR4C	FOC4A	FOC4B	FOC4C	-	-	-	-	-	page 162
(0xA1)	TCCR4B	ICNC4	ICES4		WGM43	WGM42	CS42	CS41	CS40	page 161
(0xA0)	TCCR4A	COM4A1	COM4A0	COM4B1	COM4B0	COM4C1	COM4C0	WGM41	WGM40	page 158
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	- - '0	-	-	-	-	-	
(0x9D)	OCR3CH					ompare Register				page 164
(0x9C)	OCR3CL					ompare Register	•			page 164
(0x9B)	OCR3BH OCR3BL					ompare Register				page 164
(0x9A) (0x99)	OCR3BL OCR3AH					compare Register	•			page 164
(0x99) (0x98)	OCR3AL				-	ompare Register compare Register			+	page 164
(0x96) (0x97)	ICR3H					Capture Register	•			page 164
(0x97) (0x96)	ICR3L					Capture Register	<u> </u>		+	page 167 page 167
(0x95)	TCNT3H				•	unter Register Hic	•			
(0x93) (0x94)	TCNT3L					unter Register Lo	, ,			page 163 page 163
(0x93)	Reserved	-	_	I -	-	-	W Dyte	-		page 105
(0x92)	TCCR3C	FOC3A	FOC3B	FOC3C		_	_	_	_	page 162
(0x92) (0x91)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	page 162 page 161
(0x91)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	page 158
(0x8F)	Reserved	-	-	-	-	-	-	-	-	Fago 100
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	OCR1CH				unter1 - Output C	ompare Register	C High Byte			page 164
(0x8C)	OCR1CL				-	compare Register				page 164
(0x8B)	OCR1BH					ompare Register			+	page 164
(0x8A)	OCR1BL					compare Register			+	page 164
(0x89)	OCR1AH					ompare Register	•			page 164
(0x88)	OCR1AL					compare Register				page 164
(0x87)	ICR1H				•	Capture Register				page 166
(0x86)	ICR1L				•	Capture Register	• •			page 166
(0x85)	TCNT1H					unter Register Hig	•			page 163
(0x84)	TCNT1L					unter Register Lo				page 163
(0x83)	Reserved	-	-	-	-	-	-	-	-	
(0x82)	TCCR1C	FOC1A	FOC1B	FOC1C	-	-	-	-	-	page 162
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	page 161
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	page 158
, ,	DIDR1	-	-	-	-	-	-	AIN1D	AIN0D	page 273
(0x7F)					1					
(0x7F) (0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	page 296





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	
(0x7C) (0x7B)	ADMOX	- KEFSI	ACME	ADLAR	WUX4	MUX5	ADTS2	ADTS1	ADTS0	page 290 page 272,291,,295
(0x7B) (0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADTS2 ADPS2	ADTS1	ADTS0	page 272,291,,295
(0x7A) (0x79)	ADCSKA	ADEN	ADSC	ADATE		egister High byte	ADF32	ADF31	ADF30	page 295
(0x79) (0x78)	ADCL					egister Low byte				page 295
(0x77)	Reserved	-	-	-	-	-	-	-	-	pago 200
(0x77)	Reserved	-	-	-	-	_	-	-	_	
(0x75)	XMCRB	XMBK	-	-	-	-	XMM2	XMM1	XMM0	page 37
(0x74)	XMCRA	SRE	SRL2	SRL1	SRL0	SRW11	SRW10	SRW01	SRW00	page 36
(0x73)	TIMSK5	-	-	ICIE5	-	OCIE5C	OCIE5B	OCIE5A	TOIE5	page 168
(0x72)	TIMSK4	-	-	ICIE4	-	OCIE4C	OCIE4B	OCIE4A	TOIE4	page 167
(0x71)	TIMSK3	-	-	ICIE3	-	OCIE3C	OCIE3B	OCIE3A	TOIE3	page 167
(0x70)	TIMSK2	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2	page 194
(0x6F)	TIMSK1	-	-	ICIE1	-	OCIE1C	OCIE1B	OCIE1A	TOIE1	page 167
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	page 134
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	page 116
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	page 116
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	page 117
(0x6A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	page 114
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	page 113
(0x68)	PCICR	-	-	-	-	-	PCIE2	PCIE1	PCIE0	page 115
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL				Oscillator Cal	ibration Register				page 50
(0x65)	PRR1	-	-	PRTIM5	PRTIM4	PRTIM3	PRUSART3	PRUSART2	PRUSART1	page 57
(0x64)	PRR0	PRTWI	PRTIM2	PRTIM0	•	PRTIM1	PRSPI	PRUSART0	PRADC	page 56
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	page 50
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	page 67
0x3F (0x5F)	SREG	I	T	Н	S	V	N	Z	С	page 13
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	page 15
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 15
0x3C (0x5C)	EIND	-	-	-	-	-	-	-	EIND0	page 16
0x3B (0x5B)	RAMPZ	-	-	-	-	-	-	RAMPZ1	RAMPZ0	page 16
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved	-	-	-	-	-	-	-	-	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	page 334
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	
0x35 (0x55)	MCUCR	JTD	-	-	PUD	-	-	IVSEL	IVCE	page 67,110,100,309
0x34 (0x54)	MCUSR	-	-	-	JTRF	WDRF	BORF	EXTRF	PORF	page 309
0x33 (0x53)	SMCR	-	-	-	-	SM2	SM1	SM0	SE -	page 52
0x32 (0x52) 0x31 (0x51)	Reserved OCDR	- OCDB7	-	OCDR5	- OCDR4			OCDR1		202
` '		OCDR7	OCDR6			OCDR3	OCDR2		OCDR0	page 302
0x30 (0x50) 0x2F (0x4F)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	page 272
0x2F (0x4F) 0x2E (0x4E)	Reserved SPDR	-	-	-	SDIDO	ta Register	-	-	-	page 205
0x2E (0x4E) 0x2D (0x4D)	SPSR	SPIF	WCOL	-	- SPI Da	a Register	-	-	SPI2X	page 205
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	page 204 page 203
0x2B (0x4B)	GPIOR2	OI IL	J 0, L	DOND		se I/O Register 2		J JINI	5110	page 203
0x2A (0x4A)	GPIOR1					se I/O Register 1				page 36
0x29 (0x49)	Reserved	-	-	-	-	-	-	-	-	Page 60
0x28 (0x48)	OCR0B				ner/Counter0 Out	out Compare Red				page 133
0x27 (0x47)	OCR0A				ner/Counter0 Out					page 133
0x26 (0x46)	TCNT0			***		unter0 (8 Bit)				page 133
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	page 132
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	page 129
0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSRASY	PSRSYNC	page 171, 195
0x22 (0x42)	EEARH	-	-	-	-		EPROM Address			page 34
0x21 (0x41)	EEARL				EEPROM Addres				-	page 34
0x20 (0x40)	EEDR					Data Register	-			page 34
0x1F (0x3F)	EECR	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	page 34
0x1E (0x3E)	GPIOR0			•		se I/O Register 0		-	•	page 36
0x1D (0x3D)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	page 115
0x1C (0x3C)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTF2	INTF1	INTF0	page 115
	PCIFR	-	-	-	-	-	PCIF2	PCIF1	PCIF0	page 116

ATmega640/1280/1281/2560/2561

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1A (0x3A)	TIFR5	-	-	ICF5	-	OCF5C	OCF5B	OCF5A	TOV5	page 168
0x19 (0x39)	TIFR4	-	-	ICF4	-	OCF4C	OCF4B	OCF4A	TOV4	page 169
0x18 (0x38)	TIFR3	-	-	ICF3	-	OCF3C	OCF3B	OCF3A	TOV3	page 168
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2B	OCF2A	TOV2	page 194
0x16 (0x36)	TIFR1	-	-	ICF1	-	OCF1C	OCF1B	OCF1A	TOV1	page 168
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	page 134
0x14 (0x34)	PORTG	-	-	PORTG5	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	page 102
0x13 (0x33)	DDRG	-	-	DDG5	DDG4	DDG3	DDG2	DDG1	DDG0	page 102
0x12 (0x32)	PING	-	-	PING5	PING4	PING3	PING2	PING1	PING0	page 103
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	page 101
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	page 102
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	page 102
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	page 102
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	page 102
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	page 102
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	page 101
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	page 101
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	page 101
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	page 101
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	page 101
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	page 101
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	page 101
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	page 101
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	page 101
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	page 100
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	page 100
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	page 100

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega640/1280/1281/2560/2561 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$1FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.





6. Instruction Set Summary

ADDITION ADDITION	Mnemonics	Operands	Description	Operation	Flags	#Clocks
ADDC	ARITHMETIC AND L	OGIC INSTRUCTIONS	5	-	_	
ADDC	ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
Subsection Sub	ADC		Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
Substance Contract from Register Side - Ref - W - C C.C.N.V.H 1	ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SEC	SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SEGU Fig. K Submest with Carry Construct from Reg Fig. 4 K C C C C C C C C C	SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBMW Ref. Subtract Immediate from Word Start Ref. Z.N.V 2.4	SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
AND	SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
ANDITED Ref. K Logical AND Register and Contested Ref. Ed. K 2,2N 1	SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
OR Rd, R Logical OR Registers Rd - Fd v Rr ZNV 1 ORI Rd, K Logical OR Registers Rd - Fd v Rr 2.NV 1 EOR Rd, R Exclusive OR Registers Rd - Ed v Rr 2.NV 1 COM Rd Do no's Complement Rd - Ed v Rr 2.NV 1 NEG Rd Tvo's Complement Rd - Ed v Rr 2.NV 1 SBR Rd NA Close Ridgine Register Rd - Ed v Rr 2.NV 1 SBR Rd NA Close Ridgine Register Rd - Ed v Rr 2.NV 1 DEC Rd Rd Rd v Rr 2.NV 1 DEC Rd Decrement Rd - Ed v Rd 2.NV 1 DEC Rd Decrement Rd - Ed v Rd 2.NV 1 DEC Rd Decrement Rd - Ed v Rd 2.NV 1 CLR Rd Decrement Rd - Ed v Rd 2.NV 1 CLR Rd Decreme	AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
SRI	ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
FORE Rd Rr	OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
Section Ref	ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
SEG	EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
SBR Rd.K Set Bill(s) in Register Rd - Rd ∨ KF + (x) Z.NV 1 CBR Rd.K Clear Bill(s) in Register Rd + Rd + 1 Z.NV 1.1 DCC Rd Decrement Rd + Rd + 1 Z.NV 1.1 ST Rd Decrement Rd + Rd + 1 Z.NV 1.1 ST Rd Decrement Rd + Rd + 1 Z.NV 1.1 ST Rd Decrement Rd + Rd + Rd Z.NV 1.1 ST Rd Core Register Rd - Rd Rd Z.NV 1.1 SER Rd Set Register Rd - CoEF None 2.0 2.2 MULL Rd Rd Set Register Rd - CoEF Rd x Rd Z.C 2.2 2.0 MULS Rd Rd Malifely Signed Rt 180 - Rd x R Z.C 2.2 2.0 MULS Rd Rd Malifely Signed with Unsigned Rt 180 - Rd x R Z.C 2.2 2.0 MULSU Rd Rd Procenticue Multiply Signed with	COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
Series Rad × Close Bitty) in Rogister Rad + Rad + Close Red + 1 Z,NV 1	NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
DEC Rd	SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
Decement	CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
SET Rd	INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
SER Rd Clear Register Rd - Bd 6 Rd ZA,N 11	DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
SER Rd Set Register Rd - OFF None 1	TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
SER Rd Sex Register Rd OFF None 1	CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
MULS Rd, Rr	SER	Rd	<u> </u>			1
MULS Rd, Rr	MUL	Rd, Rr		R1:R0 ← Rd x Rr		2
MULSU	MULS	Rd. Rr			Z.C	2
FMULL Rd, Rr Fractional Multiply Unsigned R1:R0 ← (Rd x Rr) < 1 Z.C 2			• • •			
FMULS		,				
Factional Multiply Staned with Unsigned R1:R0 ← (Rd x Rr) << 1 Z,C 2		,		, ,	1	
BRANCH INSTRUCTIONS			, , ,			
LMP			, og		, –,-	
LMP	RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
EUMP			·			2
JMP						
RCALL K Relative Subroutine Call PC ← PC + k + 1 None 4 IGALL Indirect Call to (Z) PC ← Z None 4 IGALL Extended Indirect Call to (Z) PC ← Z None 4 ELICALL Extended Indirect Call to (Z) PC ← (EIND:Z) None 4 CALL K Direct Subroutine Call PC ← K None 5 RET Subroutine Return PC ← STACK None 5 RET Subroutine Return PC ← STACK None 5 RET Interrupt Return PC ← STACK I 5 CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None 1/2/3 CP Rd,Rr Compare Rd − Rr Z, N.V.C.H 1 CPC Rd,Rr Compare with Carry Rd − Rr Z, N.V.C.H 1 CPI Rd,K Compare Register with Immediate Rd − K Z, N.V.C.H 1 CPI Rd,K Compare Register with Immediate Rd − K Z, N.V.C.H 1 CPI Rd,K Compare Register Cleared if (Rr(D)=D) PC ← PC + 2 or 3 None 1/2/3 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(D)=D) PC ← PC + 2 or 3 None 1/2/3 SBRS Rr, b Skip if Bit in Register is Set if (P(D)=D) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in VO Register is Set if (P(D)=D) PC ← PC + 2 or 3 None 1/2/3 SBRS P, b Skip if Bit in Register is Set if (P(D)=D) PC ← PC + 2 or 3 None 1/2/3 SBRS S, k Branch if Status Flag Gleared if (SREG(s) = D) then PC ← PC + k + 1 None 1/2/3 BRBS S, k Branch if Status Flag Gleared if (SREG(s) = D) then PC ← PC + k + 1 None 1/2/3 BRC RR Branch if Carry Cleared if (SREG(s) = D) then PC ← PC + k + 1 None 1/2/3 BRC RR Branch if Garry Gleared if (SREG(s) = D) then PC ← PC + k + 1 None 1/2/3 BRC RR Branch if Garry Gleared if (SREG(s) = D) then PC ← PC + k + 1 None 1/2/3 BRC RR Branch if Garry Gleared if (SREG(s) = D) then PC ← PC + k + 1 None 1/2/3 BRC RR Branch if Garry Gleared if (SREG(s) = D) then PC ← PC + k + 1 None 1/2/3 BRC RR Branch if Greater or Equal, Signed if (N = 0) then PC ← P	JMP	k	,	PC ← k	None	3
Indirect Call to (Z)			'			
EICALL Extended Indirect Call to (Z) PC ← (EIND:Z) None 4						4
CALL k Direct Subroutine Call PC ← k None 5 RET Subroutine Return PC ← STACK None 5 RETI Interrupt Return PC ← STACK I 5 CPSE Rd,Rr Compare, Skip if Equal if (Ra = Rr) PC ← PC + 2 or 3 None 11/23 CP Rd,Rr Compare Rd – Rr Z, N,V.C.H 1 CPC Rd,Rr Compare with Carry Rd – Rr Z, N,V.C.H 1 CPI Rd,K Compare Register with Immediate Rd – K Z, N,V.C.H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 11/23 SBRS Rr, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 11/23 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=0) PC ← PC + 2 or 3 None 11/23 SBRS R, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + 2 or 3 None 11/23 BRBC s, k	EICALL		, ,	PC ←(EIND:Z)	None	4
RETI Interrupt Return PC ← STACK I 5 CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None 1/2/3 CP Rd,Rr Compare Rd − Rr Z, N,V,C,H 1 CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H 1 CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBRS Rr, b Skip if Bit in I/O Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBRS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1	CALL	k	, ,	PC ← k		5
RETI Interrupt Return PC ← STACK I 5 CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None 1/2/3 CP Rd,Rr Compare Rd − Rr Z, N,V,C,H 1 CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H 1 CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBRS Rr, b Skip if Bit in I/O Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBRS s, k Branch if Status Flag Set if (SREG(s)=1) then PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Cleared if (SREG(s)=1) then PC ← PC + k + 1						
CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC ← PC + 2 or 3 None 1/2/3 CP Rd,Rr Compare Rd − Rr Z, N,V,C,H 1 CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H 1 CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIC P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + 2 + 1 None 1/2/3 BRBC s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + 2 + 1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BREQ k Branch if Not Equal <td< td=""><td></td><td></td><td>Interrupt Return</td><td></td><td>1</td><td></td></td<>			Interrupt Return		1	
CP Rd,Rr Compare Rd − Rr Z, N,V,C,H 1 CPC Rd,Rr Compare with Carry Rd − Rr − C Z, N,V,C,H 1 CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBRS Rr, b Skip if Bit in I/O Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIC P, b Skip if Bit in I/O Register is Set if (P(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (SREG(s)=1) PC ← PC + C + C + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (SREG(s)=1) PC ← PC + C + C + C + 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (SREG(s)=1) then PC ← PC + k + 1 None 1/2 BREQ k Branch if E		Rd.Rr	·		None	
CPC Rd,Rr Compare with Carry Rd − R − C Z, N,V,C,H 1 CPI Rd,K Compare Register with Immediate Rd − K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBRS Rr, b Skip if Bit in I/O Register I Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIC P, b Skip if Bit in I/O Register I Cleared if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BBRS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2 BRBC s, k						
CPI Rd,K Compare Register with Immediate Rd – K Z, N,V,C,H 1 SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBRS Rr, b Skip if Bit in Register is Set if (Ry(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBC s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Set if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BRNE <		,				
SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register cleared if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register Cleared if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRSS s, k Branch if Status Flag Set if (SREG(s) = 0) then PC ← PC + k + 1 None 1/2 BRBC s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2			,			
SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC ← PC + 2 or 3 None 1/2/3 SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC ← PC+k+1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC+k+1 None 1/2 BREQ k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC+k+1 None 1/2 BRCD s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC ← PC+k+1 None 1/2 BREQ k Branch if Status Flag Cleared if (Z = 1) then PC ← PC + k + 1 None 1/2 BRCD k Branch if Not Equal if (C = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH		,	•			
SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC ← PC + 2 or 3 None 1/2/3 SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1/2 BRBC s, k Branch if Equal if (Z = 1) then PC←PC+k+1 None 1/2 BREQ k Branch if Fequal if (Z = 0) then PC←PC+k+1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC←PC+k+1 None 1/2 BRCS k Branch if Carry Set if (C = 0) then PC ← PC + k+1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k+1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k+1 None 1/2 BRUO k Branch if Minus if (N = 1) then PC ←		*	,	, ,		
SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC ← PC + 2 or 3 None 1/2/3 BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1/2 BREQ k Branch if Status Flag Cleared if (Z = 1) then PC←PC+k+1 None 1/2 BRNE k Branch if Equal if (Z = 0) then PC←PC+k+1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC←PC+k+1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC←PC+k+1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC←PC+k+1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC←PC+k+1 None 1/2 BRLO k Branch if Same or Higher if (C = 0) then PC←PC+k+1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k+1						
BRBS s, k Branch if Status Flag Set if (SREG(s) = 1) then PC←PC+k+1 None 1/2 BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1/2 BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Minus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ←						
BRBC s, k Branch if Status Flag Cleared if (SREG(s) = 0) then PC←PC+k+1 None 1/2 BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (C = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N = 0) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (N = 0) then PC ← PC				, ,		
BREQ k Branch if Equal if (Z = 1) then PC ← PC + k + 1 None 1/2 BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (H = 0) then			-			
BRNE k Branch if Not Equal if (Z = 0) then PC ← PC + k + 1 None 1/2 BRCS k Branch if Carry Set if (C = 1) then PC ← PC + k + 1 None 1/2 BRCC k Branch if Carry Cleared if (C = 0) then PC ← PC + k + 1 None 1/2 BRSH k Branch if Same or Higher if (C = 0) then PC ← PC + k + 1 None 1/2 BRLO k Branch if Lower if (C = 1) then PC ← PC + k + 1 None 1/2 BRMI k Branch if Minus if (N = 1) then PC ← PC + k + 1 None 1/2 BRPL k Branch if Plus if (N = 0) then PC ← PC + k + 1 None 1/2 BRGE k Branch if Greater or Equal, Signed if (N ⊕ V = 0) then PC ← PC + k + 1 None 1/2 BRLT k Branch if Less Than Zero, Signed if (N ⊕ V = 1) then PC ← PC + k + 1 None 1/2 BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1/2 BRHC k Branch if Half Carry Flag Cleared <t< td=""><td></td><td></td><td>-</td><td>` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `</td><td></td><td></td></t<>			-	` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `		
BRCS k Branch if Carry Set if $(C = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRCC k Branch if Carry Cleared if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRSH k Branch if Same or Higher if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRLO k Branch if Lower if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRMI k Branch if Minus if $(C = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRPL k Branch if Plus if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRGE k Branch if Greater or Equal, Signed if $(N = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRHS k Branch if Half Carry Flag Set if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2			·			
BRCCkBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1None1/2BRSHkBranch if Same or Higherif (C = 0) then PC \leftarrow PC + k + 1None1/2BRLOkBranch if Lowerif (C = 1) then PC \leftarrow PC + k + 1None1/2BRMIkBranch if Minusif (N = 1) then PC \leftarrow PC + k + 1None1/2BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1None1/2BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC \leftarrow PC + k + 1None1/2			,	, ,		
BRSHkBranch if Same or Higherif (C = 0) then PC \leftarrow PC + k + 1None1/2BRLOkBranch if Lowerif (C = 1) then PC \leftarrow PC + k + 1None1/2BRMIkBranch if Minusif (N = 1) then PC \leftarrow PC + k + 1None1/2BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1None1/2BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC \leftarrow PC + k + 1None1/2			·			
BRLOkBranch if Lowerif (C = 1) then PC \leftarrow PC + k + 1None1/2BRMIkBranch if Minusif (N = 1) then PC \leftarrow PC + k + 1None1/2BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1None1/2BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC \leftarrow PC + k + 1None1/2			,			
BRMIkBranch if Minusif (N = 1) then PC \leftarrow PC + k + 1None1/2BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC \leftarrow PC + k + 1None1/2BRLTkBranch if Less Than Zero, Signedif (N \oplus V = 1) then PC \leftarrow PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC \leftarrow PC + k + 1None1/2			Ü	,		
BRPLkBranch if Plusif (N = 0) then PC \leftarrow PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif (N \oplus V= 0) then PC \leftarrow PC + k + 1None1/2BRLTkBranch if Less Than Zero, Signedif (N \oplus V= 1) then PC \leftarrow PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif (H = 1) then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Half Carry Flag Clearedif (H = 0) then PC \leftarrow PC + k + 1None1/2				, ,		
BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1/2				` '		
BRLT k Branch if Less Than Zero, Signed if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRHS k Branch if Half Carry Flag Set if $(H = 1)$ then $PC \leftarrow PC + k + 1$ None 1/2 BRHC k Branch if Half Carry Flag Cleared if $(H = 0)$ then $PC \leftarrow PC + k + 1$ None 1/2				· · ·		
BRHS k Branch if Half Carry Flag Set if (H = 1) then PC ← PC + k + 1 None 1/2 BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC ← PC + k + 1 None 1/2						
BRHC k Branch if Half Carry Flag Cleared if (H = 0) then PC ← PC + k + 1 None 1/2						
				, ,		
II (1 = 1) then PC ← PC + K + 1 None 1/2						
BRTC k Branch if T Flag Cleared if (T = 0) then $PC \leftarrow PC + k + 1$ None 1/2			-			

■ ATmega640/1280/1281/2560/2561

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1 ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I	1	Tu. 5. 5	B	1	
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOV MOVW	Rd, Rr Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
MOV MOVW LDI	Rd, Rr Rd, Rr Rd, K	Copy Register Word Load Immediate	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$	None None	1
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X	Copy Register Word Load Immediate Load Indirect	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$	None None None	1 1 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc.	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$	None None None	1 1 2 2
MOV MOVW LDI LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$	None None None None None	1 1 2 2 2
MOV MOVW LDI LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, Y	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$	None None None None None None None	1 1 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc.	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$	None None None None None None None None	1 1 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc.	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Z)$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z Rd, Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect and Post-Inc.	$ \begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), \ X \leftarrow X+1 \\ X \leftarrow X-1, \ Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), \ Y \leftarrow Y+1 \\ Y \leftarrow Y-1, \ Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), \ Z \leftarrow Z+1 \\ \end{array} $	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z Rd, Z Rd, Z Rd, Z+ Rd, Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd+1:Rd \leftarrow Rr+1:Rr$ $Rd \leftarrow K$ $Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X+1$ $X \leftarrow X-1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y+1$ $Y \leftarrow Y-1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y+q)$ $Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z-1, Rd \leftarrow (Z)$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LDD LDD LDD LDD LDD LDD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z Rd, Z Rd, Z+ Rd, Z Rd, Z+ Rd, Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$ \begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), \ X \leftarrow X+1 \\ X \leftarrow X-1, \ Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), \ Y \leftarrow Y+1 \\ Y \leftarrow Y-1, \ Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), \ Z \leftarrow Z+1 \\ Z \leftarrow Z-1, \ Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ \end{array} $	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LDD LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z Rd, Z+ Rd, Z+ Rd, Z+ Rd, -Z Rd, Z+ Rd, Rd, K	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect swith Displacement Load Indirect swith Displacement Load Indirect swith Displacement	$ \begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), \ X \leftarrow X+1 \\ X \leftarrow X-1, \ Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), \ Y \leftarrow Y+1 \\ Y \leftarrow Y-1, \ Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), \ Z \leftarrow Z+1 \\ Z \leftarrow Z-1, \ Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (K) \\ \end{array} $	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, Y Rd, - Y Rd, - Y Rd, - Y Rd, - Y Rd, Z Rd, X Rd, X Rd, X Rd, X Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y)+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z)+q) \\ Rd \leftarrow (X)+q) \\ Rd $	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, Y Rd, - Y Rd, - Y Rd, - Y Rd, - Y Rd, Z Rd, X Rd, X X, Rr X+, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect synth Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow (X+$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, X-	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect systems of the pre-Dec. Load Indirect systems of the pre-Dec. Load Indirect systems of the pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow (X+$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+q Rd, Z Rd, Z Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, X- Rd, X- Rd, X- Rd, X- Rd, Y- Rd, Z- Rd, X-	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow (X$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd,	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow (X$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, - Y Rd, Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z+ Rd,	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow (X$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD ST ST ST ST STD	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z+ Rd, Z- Rd, Z+	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow ($	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD L	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+ RT X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (X+q) \\ Rd \leftarrow ($	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD L	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, X- Rd, X+ RT X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect with Displacement Store Indirect and Pre-Dec.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow Rr \\ $	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD L	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, X+ RT, X- RT, RT -X, RT Y+, RT -Y, RT Y+q, RT Z+, RT Z+, RT Z+, RT Z+, RT Z+, RT -Z, RT	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y+q) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z+q) \\ Rd \leftarrow (K+q) \\ Rd \leftarrow (K+q$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD L	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Y Rd, Z+ Rd, Z- Rd, Z+ Rd, Z- Rd, Z+ Rd, X- Rd, X+ RT X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect with Displacement Store Indirect and Pre-Dec.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Rd \leftarrow (Z), Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Rd \leftarrow (Z$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD L	Rd, Rr Rd, Rr Rd, Kr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+ X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Z+, Rr Z+, Rr Z+, Rr Z+q, Rr Z+q, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \leftarrow (X) \\ Rd \leftarrow (X) \leftarrow$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD L	Rd, Rr Rd, Rr Rd, Kr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, Y+ Rd, -Y Rd, Y+ Rd, -Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, X+ X, Rr X+, Rr -X, Rr Y, Rr Y+, Rr -Y, Rr Z+, Rr Z+, Rr Z+, Rr Z+q, Rr Z+q, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Rd \leftarrow (Z), Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Rd \leftarrow (Z$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD L	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, -Y Rd, -Y Rd, -Y Rd, -Y Rd, Z Rd, Z Rd, Z Rd, Z Rd, Z Rd, Z Rd, X Rr X+, Rr -X, Rr Y+, Rr -Y, Rr Y+q, Rr Z-Rr Z+q, Rr Z+q, Rr Z+q, Rr K, Rr Z+q, Rr K, Rr	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indirec	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y)+q) \\ Rd \leftarrow (Y)+q) \\ Rd \leftarrow (Y)+q) \\ Rd \leftarrow (Z)+q) \\ Rd \leftarrow (Z)+q) \\ Rd \leftarrow (Z)+q) \\ Rd \leftarrow (Z)+q) \\ Rd \leftarrow (X)+q) \\ R$	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOV MOVW LDI LD LD LD LD LD LD LD LD L	Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, -X Rd, Y Rd, -Y Rd, -Y Rd, -Y Rd, -Y Rd, Z Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, X- Rd, X- Rd, X- Rd, -Z	Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect Store Indir	$\begin{array}{c} Rd+1:Rd \leftarrow Rr+1:Rr \\ Rd \leftarrow K \\ Rd \leftarrow (X) \\ Rd \leftarrow (X), X \leftarrow X+1 \\ X \leftarrow X-1, Rd \leftarrow (X) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y+1 \\ Y \leftarrow Y-1, Rd \leftarrow (Y) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z+1 \\ Z \leftarrow Z-1, Rd \leftarrow (Z) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Z) \leftarrow $	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
ELPM	Rd, Z+	Extended Load Program Memory	Rd ← (RAMPZ:Z), RAMPZ:Z ←RAMPZ:Z+1	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL IN	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: EICALL and EIJMP do not exist in ATmega640/1280/1281.

ELPM does not exist in ATmega640.

7. Ordering Information

7.1 ATmega640

Speed (MHz) ⁽²⁾	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
0	1.8 - 5.5V	ATmega640V-8AU	100A	Industrial (-40°C to 85°C)
0	1.6 - 5.5 v	ATmega640V-8CU	100C1	industrial (-40 C to 85 C)
16	2.7 - 5.5V	ATmega640-16AU	100A	Industrial (-40°C to 85°C)
10	2.7 - 5.5 V	ATmega640-16CU	100C1	industrial (-40 C to 85 C)

Notes:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. See "Speed Grades" on page 372
- 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)
100A	100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
100C1	100-ball, Chip Ball Grid Array (CBGA)





7.2 ATmega1281

Speed (MHz) ⁽²⁾	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
8	1.8 - 5.5V	ATmega1281V-8AU ATmega1281V-8MU	64A 64M2	Industrial (-40°C to 85°C)
16	2.7 - 5.5V	ATmega1281-16AU ATmega1281-16MU	64A 64M2	Industrial (-40°C to 85°C)

Notes:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. See "Speed Grades" on page 372
- 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

Package Type			
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)		
100A	100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
100C1	100-ball, Chip Ball Grid Array (CBGA)		

ATmega640/1280/1281/2560/2561

7.3 ATmega1280

Speed (MHz) ⁽²⁾	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
0	1.8 - 5.5V	ATmega1280V-8AU	100A	Industrial (-40°C to 85°C)
0	1.0 - 5.5 V	ATmega1280V-8CU	100C1	industrial (-40 C to 85 C)
16	2.7 - 5.5V	ATmega1280-16AU	100A	Industrial (-40°C to 85°C)
16	2.7 - 5.50	ATmega1280-16CU	100C1	industrial (-40 C to 85 C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. See "Speed Grades" on page 372
 - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

Package Type			
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)		
100A	100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
100C1	100-ball, Chip Ball Grid Array (CBGA)		





7.4 ATmega2561

Speed (MHz) ⁽²⁾	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
8	1.8 - 5.5V	ATmega2561V-8AU ATmega2561V-8MU	64A 64M2	Industrial (-40°C to 85°C)
16	4.5 - 5.5V	ATmega2561-16AU ATmega2561-16MU	64A 64M2	Industrial (-40°C to 85°C)

2. See "Speed Grades" on page 372

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)
100A	100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
100C1	100-ball, Chip Ball Grid Array (CBGA)

ATmega640/1280/1281/2560/2561

7.5 ATmega2560

Speed (MHz) ⁽²⁾	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
0	1.8 - 5.5V	ATmega2560V-8AU	100A	Industrial (-40°C to 85°C)
0	1.0 - 5.5 v	ATmega2560V-8CU	100C1	industrial (-40 C to 65 C)
16	4.5 - 5.5V	ATmega2560-16AU	100A	Industrial (-40°C to 85°C)
16		ATmega2560-16CU	100C1	industrial (-40 C to 65 C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. See "Speed Grades" on page 372
 - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


Package Type			
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)		
100A	100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
100C1	100-ball, Chip Ball Grid Array (CBGA)		





8. Packaging Information

8.1 100A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.50 TYP		


Notes

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08 mm maximum.

10/5/2001


TITLE DRAWING NO.	KEV.
2325 Orchard Parkway San Jose, CA 95131 100A, 100-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	С

8.2 100C1





8.3 64A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
Е	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AEB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

TITLE

3. Lead coplanarity is 0.10 mm maximum.

10/5/2001




2325 Orchard Parkway San Jose, CA 95131

64A, 64-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
64A	В

8.4 64M2







9. Errata

9.1 ATmega640 rev. A

- Inaccurate ADC conversion in differential mode with 200x gain
- · High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC < 3.6V, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

Problem Fix/Workaround

None

2. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

9.2 ATmega1280 rev. A

- Inaccurate ADC conversion in differential mode with 200x gain
- High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC < 3.6V, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

Problem Fix/Workaround

None

2. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

9.3 ATmega1281 rev. A

- Inaccurate ADC conversion in differential mode with 200x gain
- High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC < 3.6V, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

Problem Fix/Workaround

None

2. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled

9.4 ATmega2560 rev. E

No known errata.

9.5 ATmega2560 rev. D

Not sampled.

9.6 ATmega2560 rev. C

High current consumption in sleep mode

1. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

9.7 ATmega2560 rev. B

Not sampled.

9.8 ATmega2560 rev. A

- Non-Read-While-Write area of flash not functional
- Part does not work under 2.4 volts
- Incorrect ADC reading in differential mode
- Internal ADC reference has too low value
- . IN/OUT instructions may be executed twice when Stack is in external RAM
- EEPROM read from application code does not work in Lock Bit Mode 3

1. Non-Read-While-Write area of flash not functional

The Non-Read-While-Write area of the flash is not working as expected. The problem is related to the speed of the part when reading the flash of this area.

Problem Fix/Workaround

- Only use the first 248K of the flash.
- If boot functionality is needed, run the code in the Non-Read-While-Write area at maximum 1/4th of the maximum frequency of the device at any given voltage. This is done by writing the CLKPR register before entering the boot section of the code

2. Part does not work under 2.4 volts

The part does not execute code correctly below 2.4 volts





Problem Fix/Workaround

Do not use the part at voltages below 2.4 volts.

3. Incorrect ADC reading in differential mode

The ADC has high noise in differential mode. It can give up to 7 LSB error.

Problem Fix/Workaround

Use only the 7 MSB of the result when using the ADC in differential mode.

4. Internal ADC reference has too low value

The internal ADC reference has a value lower than specified

Problem Fix/Workaround

- Use AVCC or external reference
- The actual value of the reference can be measured by applying a known voltage to the ADC when using the internal reference. The result when doing later conversions can then be calibrated.

5. IN/OUT instructions may be executed twice when Stack is in external RAM

If either an IN or an OUT instruction is executed directly before an interrupt occurs and the stack pointer is located in external ram, the instruction will be executed twice. In some cases this will cause a problem, for example:

- If reading SREG it will appear that the I-flag is cleared.
- If writing to the PIN registers, the port will toggle twice.
- If reading registers with interrupt flags, the flags will appear to be cleared.

Problem Fix/Workaround

There are two application work-arounds, where selecting one of them, will be omitting the issue:

- Replace IN and OUT with LD/LDS/LDD and ST/STS/STD instructions
- Use internal RAM for stack pointer.

6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

Problem Fix/Workaround

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

9.9 ATmega2561 rev. E

No known errata.

9.10 ATmega2561 rev. D

Not sampled.

9.11 ATmega2561 rev. C

· High current consumption in sleep mode

1. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

9.12 ATmega2561 rev. B

Not sampled.

9.13 ATmega2561 rev. A

- Non-Read-While-Write area of flash not functional
- Part does not work under 2.4 Volts
- Incorrect ADC reading in differential mode
- Internal ADC reference has too low value
- IN/OUT instructions may be executed twice when Stack is in external RAM
- EEPROM read from application code does not work in Lock Bit Mode 3

1. Non-Read-While-Write area of flash not functional

The Non-Read-While-Write area of the flash is not working as expected. The problem is related to the speed of the part when reading the flash of this area.

Problem Fix/Workaround

- Only use the first 248K of the flash.
- If boot functionality is needed, run the code in the Non-Read-While-Write area at maximum 1/4th of the maximum frequency of the device at any given voltage. This is done by writing the CLKPR register before entering the boot section of the code.





2. Part does not work under 2.4 volts

The part does not execute code correctly below 2.4 volts

Problem Fix/Workaround

Do not use the part at voltages below 2.4 volts.

3. Incorrect ADC reading in differential mode

The ADC has high noise in differential mode. It can give up to 7 LSB error.

Problem Fix/Workaround

Use only the 7 MSB of the result when using the ADC in differential mode

4. Internal ADC reference has too low value

The internal ADC reference has a value lower than specified

Problem Fix/Workaround

- Use AVCC or external reference
- The actual value of the reference can be measured by applying a known voltage to the ADC when using the internal reference. The result when doing later conversions can then be calibrated.

5. IN/OUT instructions may be executed twice when Stack is in external RAM

If either an IN or an OUT instruction is executed directly before an interrupt occurs and the stack pointer is located in external ram, the instruction will be executed twice. In some cases this will cause a problem, for example:

- If reading SREG it will appear that the I-flag is cleared.
- If writing to the PIN registers, the port will toggle twice.
- If reading registers with interrupt flags, the flags will appear to be cleared.

Problem Fix/Workaround

There are two application workarounds, where selecting one of them, will be omitting the issue:

- Replace IN and OUT with LD/LDS/LDD and ST/STS/STD instructions
- Use internal RAM for stack pointer.

6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

Problem Fix/Workaround

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

10. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

10.1 Rev. 2549L-08/07

- 1. Updated note in Table 10-10 on page 47.
- 2. Updated Table 10-3 on page 42, Table 10-5 on page 43, Table 10-8 on page 46.
- 3. Updated typos in "DC Characteristics" on page 370.
- 4. Updated "Clock Characteristics" on page 374.
- 5. Updated "External Clock Drive" on page 374.
- 6. Added "System and Reset Characteristics" on page 375.
- 7. Updated "SPI Timing Characteristics" on page 377.
- 8. Updated "ADC Characteristics Preliminary Data" on page 379.
- 9. Updated ordering code in "ATmega640" on page 19.

10.2 Rev. 2549K-01/07

- 1. Updated Table 1-1 on page 3.
- 2. Updated "Pin Descriptions" on page 7.
- 3. Updated "Stack Pointer" on page 15.
- 4. Updated "Bit 1 EEPE: EEPROM Programming Enable" on page 35.
- 5. Updated Assembly code example in "Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC, the user must always allow the reference to start up before the output from the Analog Comparator or ADC is used. To reduce power consumption in Power-down mode, the user can avoid the three conditions above to ensure that the reference is turned off before entering Power-down mode" on page 63.
- 6: Updated "EIMSK External Interrupt Mask Register" on page 115.
- Updated Bit description in "PCIFR Pin Change Interrupt Flag Register" on page 116.
- 8. Updated code example in "USART Initialization" on page 211.
- 9. Updated Figure 26-8 on page 284.
- 10. Updated "DC Characteristics" on page 370.

10.3 Rev. 2549J-09/06

- 1. Updated "Calibrated Internal RC Oscillator" on page 46.
- 2. Updated code example in "Moving Interrupts Between Application and Boot Section" on page 109.
- 3. Updated "Timer/Counter Prescaler" on page 187.





- 4. Updated "Device Identification Register" on page 304.
- 5. Updated "Signature Bytes" on page 340.
- 6. Updated "Instruction Set Summary" on page 419.

10.4 Rev. 2549I-07/06

- 1. Added "Data Retention" on page 10.
- 2. Updated Table 16-3 on page 129, Table 16-6 on page 130, Table 16-8 on page 131, Table 17-2 on page 148, Table 17-4 on page 160, Table 17-5 on page 160, Table 20-3 on page 188, Table 20-6 on page 189 and Table 20-8 on page 190.
- 3. Updated "Fast PWM Mode" on page 150.

10.5 Rev. 2549H-06/06

- 1. Updated "Calibrated Internal RC Oscillator" on page 46.
- 2. Updated "OSCCAL Oscillator Calibration Register" on page 50.
- 3. Added Table 31-1 on page 374.

10.6 Rev. 2549G-06/06

- 1. Updated "Features" on page 1.
- 2. Added Figure 1-2 on page 3, Table 1-1 on page 3.
- 3. Updated "Calibrated Internal RC Oscillator" on page 46.
- 4. Updated "Power Management and Sleep Modes" on page 52.
- 5. Updated note for Table 12-1 on page 68.
- 6. Updated Figure 26-9 on page 285 and Figure 26-10 on page 285.
- 7. Updated "Setting the Boot Loader Lock Bits by SPM" on page 325.
- 8. Updated "Ordering Information" on page 19.
- 9. Added Package information "100C1" on page 25.
- 10. Updated "Errata" on page 28.

10.7 Rev. 2549F-04/06

- 1. Updated Figure 9-3 on page 29, Figure 9-4 on page 30 and Figure 1 on page 30.
- 2. Updated Table 20-2 on page 188 and Table 20-3 on page 188.
- 3. Updated Features in "ADC Analog to Digital Converter" on page 275.
- 4. Updated "Fuse Bits" on page 338.

10.8 Rev. 2549E-04/06

- 1. Updated "Features" on page 1.
- 2. Updated Table 12-1 on page 62.
- 3. Updated note for Table 12-1 on page 62.
- 4. Updated "Bit 6 ACBG: Analog Comparator Bandgap Select" on page 272.
- 5. Updated "Prescaling and Conversion Timing" on page 278.
- 5. Updated "Maximum speed vs. V_{CC}" on page 373.
- 6. Updated "Ordering Information" on page 19.

10.9 Rev. 2549D-12/05

- 1. Advanced Information Status changed to Preliminary.
- 2. Changed number of I/O Ports from 51 to 54.
- Updatet typos in "TCCR0A Timer/Counter Control Register A" on page 129.
- 4. Updated Features in "ADC Analog to Digital Converter" on page 275.
- 5. Updated Operation in ADC Analog to Digital Converter" on page 275
- 6. Updated Stabilizing Time in "Changing Channel or Reference Selection" on page 282.
- 7. Updated Figure 26-1 on page 276, Figure 26-9 on page 285, Figure 26-10 on page 285.
- 8. Updated Text in "ADCSRB ADC Control and Status Register B" on page 291.
- 9. Updated Note for Table 4 on page 42, Table 13-14 on page 86, Table 26-3 on page 290 and Table 26-6 on page 296.
- 10. Updated Table 31-7 on page 379 and Table 31-8 on page 380.
- 11. Updated "Filling the Temporary Buffer (Page Loading)" on page 324.
- 12. Updated "Typical Characteristics" on page 387.
- 13. Updated "Packaging Information" on page 24.
- 14. Updated "Errata" on page 28.

10.10 Rev. 2549C-09/05

- 1. Updated Speed Grade in section "Features" on page 1.
- 2. Added "Resources" on page 10.
- 3. Updated "SPI Serial Peripheral Interface" on page 196. In Slave mode, low and high period SPI clock must be larger than 2 CPU cycles.
- 4. Updated "Bit Rate Generator Unit" on page 247.
- 5. Updated "Maximum speed vs. V_{CC}" on page 373.
- Updated "Ordering Information" on page 19.
- 7. Updated "Packaging Information" on page 24. Package 64M1 replaced by 64M2.
- 8. Updated "Errata" on page 28.





10.11 Rev. 2549B-05/05

- 1. JTAG ID/Signature for ATmega640 updated: 0x9608.
- 2. Updated Table 13-7 on page 81.
- 3. Updated "Serial Programming Instruction set" on page 354.
- 4. Updated "Errata" on page 28.

10.12 Rev. 2549A-03/05

1. Initial version.



Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-

Yvelines Cedex France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

avr@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, AVR[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.