Efficiera Residual Networks: Hardware-Friendly Fully Binary Weight with 2-bit Activation Model Achieves Practical ImageNet Accuracy

Shuntaro Takahashi ¹ Takuya Wakisaka ¹ Hiroyuki Tokunaga ¹

Abstract

The edge-device environment imposes severe resource limitations, encompassing computation costs, hardware resource usage, and energy consumption for deploying deep neural network models. Ultra-low-bit quantization and hardware accelerators have been explored as promising approaches to address these challenges. Ultra-lowbit quantization significantly reduces the model size and the computational cost. Despite progress so far, many competitive ultra-low-bit models still partially rely on float or non-ultra-low-bit quantized computation such as the input and output layer. We introduce Efficiera Residual Networks (ERNs), a model optimized for low-resource edge devices. ERNs achieve full ultra-low-bit quantization, with all weights, including the initial and output layers, being binary, and activations set at 2 bits. We introduce the shared constant scaling factor technique to enable integer-valued computation in residual connections, allowing our model to operate without float values until the final convolution layer. Demonstrating competitiveness, ERNs achieve an ImageNet top-1 accuracy of 72.5pt with a ResNet50-compatible architecture and 63.6pt with a model size less than 1MB. Moreover, ERNs exhibit impressive inference times, reaching 300FPS with the smallest model and 60FPS with the largest model on a cost-efficient FPGA device.

1. Introduction

The computational cost of deep neural networks has been a bottleneck in deploying the models to the low-resource environment. The hardware accelerator and the model quantization have been intensively investigated to realize the deployment. The low-bit quantization of deep learning models reduces the computational cost drastically. Ultra-low-bit




Figure 1. Model Size and ImageNet Top-1 Accuracy of the ultralow-bit quantized models. See also Section 4.2.

quantization reduces the weight and activation to binary, fractional-bits, ternary or 2-bits (Hubara et al., 2016; Rastegari et al., 2016; Zhang et al., 2018; Liu et al., 2018; 2020; Bethge et al., 2021; Zhang et al., 2022; Tu et al., 2022; Guo et al., 2022; Zhang et al., 2021; Wan et al., 2018; Zhou et al., 2016; Cai et al., 2017). While early works suffered from the huge gap with float counterparts, recent ultra-low-bit quantized models successfully mitigated the accuracy loss. They achieved equivalent classification accuracy of ResNet-18 / MobileNetV2 on a large-scale dataset such as ImageNet with a small model size compared to float models (Liu et al., 2020; Zhang et al., 2022; Guo et al., 2022).

While significant progress has been made in years, existing BNNs still involve float or int8-quantized convolutional neural networks (CNNs) to prevent a radical accuracy drop. Table 1 summarizes the use of weight-activation bit pairs, variations of CNNs, and non-CNN operations used in the ultra-low-bit quantized models. Typically, the input and output layers of the competitive ultra-low-bit quantized models are int8-quantized or float16 to mitigate the accuracy drop. Some recent work introduces advanced network de-

¹LeapMind Inc., Tokyo, Japan. Correspondence to: Shuntaro Takahashi <shushakura@gmail.com>.

Table 1. The taxonomy of ultra-low-bit quantized network architectures. The existing competitive models involve non-ultra-low-bit computations in input layers, classifiers, and even the intermediate CNNs layers. Our model removes non-low-bit CNNs so that the hardware only needs to support a certain bit-pair CNNs add feature maps for residual connection. *: FracBNN uses w1a1.4 fractional activation, computed as 2-time w1a1 CNNs. §: t in w1at stands for the ternary activation.

model	input layer bit-pair	intermediate layer bit-pair	classifier bit-pair	CNNs type	residual connection	non-CNNs layers
BNNs	w1af	wlal	wlal	normal	float	maxpool (stem) avgpool (intermediate)
XNOR-Net,Bi-RealNet MeliusNet, ReActNet	wfaf	w1a1, wfaf	wfaf	normal	float	maxpool (stem) avgpool (intermediate)
DoReFa-Net LQ-Net, HWGQ	wfaf	w1a2	wfaf	normal	float	maxpool (stem) avgpool (intermediate)
Real-to-Binary Net	wfaf	w1a1, wfaf	wfaf	normal SE	float	maxpool (stem) avgpool (intermediate)
BoolNet	wfaf	w1a1	wfaf	normal	integer	maxpool (stem) maxpool (intermediate)
FracBNN	w1a1	w1a1.4*	w8af	normal	float	maxpool (stem) avgpool (intermediate)
TBN	wfaf	w1at [§]	wfaf	normal	float	maxpool (stem) avgpool (intermediate)
PokeBNN	w8af	w1a1, w4a4	w8af	normal DW, SE	float	maxpool (stem) avgpool (intermediate)
BNext	w8a8	w1a1, w4a8	w8a8	normal SE	float	maxpool (stem) avgpool (intermediate)
ERNs (ours)	w1a2	w1a2	w1a2	normal	integer	avgpool (final)

signs using multiple bit-level quantization such as the down-sampling by the average pooling with float 1x1 convolution (Liu et al., 2018; 2020), 8-bit depth-wise separable convolution (DWConv) and 4-bit squeeze-and-excitation (SE) structures (Zhang et al., 2022) to lessen the performance degradation due to the ultra-low-bit quantization with a carefully designed small fraction of non-low-bit computation. They successfully improve the accuracy with a minimal increase in the cost of arithmetic computation.

However, from the hardware accelerator design's point of view, non-low-bit or even float-valued computation and variations of CNNs such as DWConv and SE should be avoided for the following reasons.

Firstly, the support of various operations and different-bit pair computation on the hardware accelerator requires the implementation of additional arithmetic circuits. It leads to an increase in the circuit area for ASIC or the use of FPGA resources regardless of their computational cost. For the existing ultra-low-bit quantized models, because the input and output layers are 8-bit or float, they need an additional 8-bit or float CNNs execution circuit or the operations are outsourced to the CPU (Zhang et al., 2021).

Secondly, if the model involves operations that can not be executed on the hardware accelerator, it needs to be executed on the CPU and data transfer between the CPU and hardware accelerator occurs. It consumes the DRAM bandwidth and may become the bottleneck of the inference time.

Thirdly, the variations of CNN architectures such as DW-Conv and SE is likely to decrease the utilization of the hardware accelerator compared to the theoretical arithmetic operation cost. Even within the hardware accelerator, the data transfer is more likely to be the bottleneck than the arithmetic operation (Radosavovic et al., 2020). The support of such variations may just increase the circuit area and does not contribute to the reduction of inference time.

Based on these insights, we consider that a hardwarefriendly model should satisfy the following conditions.

- 1. The weight and activation bits should be low and the pair of them should be only one. This policy applies to all layers including the input and output layers. In this paper, we select binary weight and 2-bit activation.
- The standard CNNs should only be used and the use of advanced CNNs such as DWConv and SE and non-CNN operations such as max pooling and average pooling should be avoided in-between a sequence of CNN layers.
- The float-valued computations such as the addition of feature maps of residual connection should be removed.

To develop the model satisfying these conditions, we design novel network modules as follows.

- pixel embedding module: The original 8-bit pixel values need to be transformed into 2-bit activation maps to make the first conv layer w1a2. We introduce generalized thermometer encoding based on the idea of thermal encoding (Buckman et al., 2018; Zhang et al., 2021) to effectively represent the pixel values in lower-bits.
- stem module: Unlike ResNet or MobileNet, the max pooling layer should be replaced with the conv layer to down-sample the *pixel embedded* input. We design the simple stem module for ERNs.
- integer-valued residual connection: Even with ultralow-bit quantized models, the residual connection is computed as the addition of float values due to the presence of scaling factor. We introduce a novel technique shared constant scaling factor to allow to compute the residual connection as addition of integer values.
- classifier module: The de facto standard design of classifier module applies the average pooling first to reduce
 the spatial dimensions and linear classifier afterward.
 We reverse the order of these operations for ERNs to
 make the network architecture so simple that it consists
 of the repeats of conv-bn-act with the integer-valued
 residual connection from the stem module to the final
 conv layer.

We demonstrate our ERNs achieve competitive accuracy on ImageNet. Figure 1 shows the scatter plot of the model size and top1 accuracy on ImageNet of ultra-low-bit quantized models. As all parameters of ERNs are binary-valued, the model size is significantly smaller than the other comparable quantized model. We develop multiple models including the tiniest model whose weight is less than 1 megabyte and large ResNet-101 compatible model whose weight is only 5.6 megabyte. The accuracy reaches over 70.0 pt accuracy with ResNet-50 compatible model with only 3.1 mega bytes. Notably, our training scheme remains simple as it does not involve two-phase training or knowledge distillation.

Thanks to the hardware-friendly network design, ERNs can be executed quickly with the cost efficient FPGA device. We demonstrate the inference on the cost-efficient FPGA device Kria KV260. Our tiniest model runs at 298.5 FPS and the heaviest model runs at 63.4 FPS with our IP called *Efficiera*. By fully removing the non-low-bit computation, *Efficiera* does not use any DSP blocks.

2. Related Works

2.1. Low-bit quantization of neural networks

From the pioneering works (Hubara et al., 2016; Cai et al., 2017), the ultra-low-bit quantization has been investigated

extensively and the model accuracy has improved by far to close the gap with the float counterpart. There have been several approaches such as the quantization method (Rastegari et al., 2016; Zhou et al., 2016; Cai et al., 2017; Zhang et al., 2018; Esser et al., 2020), the design of network architecture (Liu et al., 2018; Bethge et al., 2021; Zhang et al., 2022; Guo et al., 2022), and the new training scheme (Liu et al., 2020; Tu et al., 2022).

As highlighted in Table 1, a common practice in ultra-low-bit quantized models involves maintaining float or int8-quantized input and output layers, recognizing the substantial accuracy drop associated with ultra-low-bit quantization in these layers.

For the input layer, Dürichen et al. (2018) proposed to use fixed point integer to binarize the input. Zhang et al. (2021) used the binary weight CNNs and thermometer encoding, which transforms the 8-bit input into a vector of binary values and achieved 71.8pt on ImageNet. Tokunaga et al. (2024) proposed Pixel Embedding, which utilizes the learnable embedding table to quantize the input. For the output layer, Hubara et al. (2016) and Nakahara et al. (2017) used the binary-weighted classifier, yet their model's accuracy was quite far from ResNet18 accuracy.

Recent works introduce the fine-grained designs of network blocks to enhance the ultra-low-bit quantized models. Liu et al. (2018) proposed Bi-Real Net, which uses the float-valued 1x1 conv in the down-sampling layers. Zhang et al. (2022) designed PokeInit and PokeConv modules, which carefully introduced 4-bit and 8-bit quantized DWConv and SE architectures. Guo et al. (2022) proposed Info-RCP module to enhance the capacity by SE architecture with w4a8 quantization. These efforts are effective in improving the accuracy with a small arithmetic computation cost of the models, however, it should also be noted that the complex network design and non-low-bit computation lead to the necessity of a model-specific accelerator design and may lead to the increase of the circuit area.

2.2. Network Design Optimization for Computer Architectures

Due to the diverse needs for deep learning models, there have been multiple platforms deployed such as the CPU, mobile GPU, FPGA, and ASIC. As the characteristics of them are different, the network design for platforms has been explored in recent years.

MobileNet (Sandler et al., 2018), for example, was designed primarily for mobile processors. Because the mobile processors have insufficient processing speed, the number of operations is likely to be the bottleneck of the inference time. MobileNet drastically reduced the number of operations by using DWConv. SE block (Hu et al., 2018a) is

another method to improve the accuracy with a minimal increase of the number of operations.

Radosavovic et al. (2020) pointed out that the operation reduction with DWConv only slightly contributes to the inference time on GPU and other hardware accelerators. They observed that the inference time strongly correlates with activations, the size of the output tensors of all CNN layers. For the hardware accelerators, the convolution operation can be executed quickly, but the data transfer of output tensors is more likely to be a bottleneck to the inference time. They designed the search space of the network architectures based on activations and obtained high-accuracy models with shorter inference time.

Yang et al. (2018) analyzed the computational cost of the residual connection for FPGA device with 4-bit weight and activation model. They argued that concatenative connection requires smaller data movement than additive connection. It seems, however, difficult for ultra-low-bit quantized models to achieve competitive accuracy without additive connection as existing competitive models rely on it.

Guo et al. (2021) investigated the energy consumption of the BNNs hardware accelerator by writing RTL and pointed out that the float-valued computations degrade the energy efficiency. They proposed BoolNet, in which they radically reduced the representation of feature maps to 1/4 bits integer to reduce the energy consumption caused by data transfer.

Zhang et al. (2021) had the most similar motivation with us and implemented the ultra-low-bit quantized model named FracBNN. It can be effectively executed on the FPGA device and achieved the MobileNet-V2 equivalent ImageNet accuracy. They carefully investigated the impact of bit-width changes on FPGA logic usage. Under their setting, the replacement of the input layer from wlal to w8a8 increases the DSP logic unit from 3 to 287, BRAM from 2.5 to 34, and LUTs from 3603 to 22509. This significant difference in logic usage raises the necessity to remove the non-low-bit CNNs and use only solo bit-pair.

3. Efficiera Residual Networks

3.1. Ultra-low-bit quantization of CNNs

Convolution operation produces the feature map output ${\bf O}$ from the computation defined between the weight parameters ${\bf W}$ and the inputs ${\bf X}$

$$\mathbf{O} = \mathbf{W} * \mathbf{X}. \tag{1}$$

For ultra-low-bit quantized CNNs, the weights and activated inputs are quantized and a scaling factor α (Cai et al., 2017) is applied

$$\tilde{\mathbf{O}} = \alpha(\tilde{\mathbf{W}} * \tilde{\mathbf{X}}), \tag{2}$$

where $\tilde{\mathbf{W}}$ and $\tilde{\mathbf{X}}$ are the quantized weights and inputs. The feature map $\tilde{\mathbf{O}}$ is usually float-valued due to the presence of the scaling factor α . It is consumed by the batch normalization and activation function to be quantized and becomes the input $\tilde{\mathbf{X}}$ of the following CNNs layer.

We use the notion l to denote the number of bits. For binary quantization of weights, the sign function is applied to convert the values into 1 and -1

$$sign(x) = \begin{cases} +1, & \text{if } x \ge 0, \\ -1, & \text{otherwise.} \end{cases}$$
 (3)

The scaling factor α can be a constant, computed from the norm of float weight **W** (Rastegari et al., 2016), or a learnable parameter (Esser et al., 2020).

For the quantized activation function q(x), ReLU-like non-linearity (Cai et al., 2017) is used in most ultra-low-bit quantized models. With the most simple case, the input scalar x is clamped between 0 and 2^l-1 and the floor function is applied

$$q(x) = \text{floor}(\text{clamp}(x, 0, 2^l - 1)). \tag{4}$$

In practice, the activation function also involves a scaling factor for improving accuracy (Esser et al., 2020).

3.2. Network Architecture Design with Minimal Operation Set

We design our ERNs to keep the network structure and operations simple. Specifically, our network consists of the following operations.

- pixel embedding module with generalized thermometer encoding
- w1a2 CNNs
- batch normalization and 2-bit quantized activation function
- addition of integer-valued feature maps
- average pooling at the very end of the network architecture

We do not use advanced CNNs architectures such as DW-Conv and SE because they cause an increase in the circuit area and their computational efficiency tends to remain low. We locate the average pooling layer at the very end of the network structure so that the computation except the final pooling operation is executed only by the accelerator. We also limit the output channel sizes of the CNNs layer to a multiple of 64. This limitation is beneficial for the accelerators to enhance the parallelism of the computation (Jouppi et al., 2017; Kung et al., 2019; Zhang et al., 2021). It should be mentioned that this limitation and the removal of the max pooling layer from the stem module inevitably




Figure 2. Network architecture of ERNs. The values in the bracket are the output shape in (channel, height, width).

increase the number of operations compared to the original ResNet and derived ultra-low-bit quantized models. In a later experiment, we demonstrate that the inference time on the cost-effective FPGA device is competitive and even superior to the existing works.

The overall network structure of our model is shown in Figure 2. The macroscopic design is inspired by ResNet (He et al., 2016). The stem module reduces the space dimensions by 4, and repeats of CNNs with residual connections are applied to amplify the channel size and reduce the space dimensions by 32. In the following, we explain the details of our network design including the input pixel embedding module, the network structure of the stem module, the design of the residual connection, and the output layer.

3.3. Pixel Embedding Module: Generalized **Thermometer Encoding**

To low-bit quantize the first CNNs layer computation, the input 8-bit-valued pixels should be embedded into a lowbit representation instead of the standard float-valued normalization. We refer to this operation as *pixel embedding*. Thermometer encoding was first proposed in the context of adversarial attack (Buckman et al., 2018) and applied in low-bit quantization in Zhang et al. (2021). In their context, thermometer encoding appeared as a method to represent an integer as a binary-valued vector. As our model is w1a2, we generalize it to l-bit and use l=2.

Intuitively, thermometer encoding converts an 8-bit integer into a channel-wise monotonically increasing fixed-length lower l-bit vector. For example, if the vector length is 2 and has 2-bit values, an 8-bit integer is evenly mapped to one of 00, 01, 11, 12, 22, 23, and 33 according to the magnitude of the integer in monotonic order. Unlike the base-4 positional numeral system, thermometer encoding preserves the order of magnitude for each channel.

We formulate the generalized thermometer encoding as follows. Let x be an 8-bit integer and z the corresponding l-bit thermometer-encoded vector with a length of k. The vector y of length k is defined as the linear function

$$\mathbf{y} = \mathbf{w}x + \mathbf{b} \tag{5}$$

The vectors \mathbf{w} and \mathbf{b} also have a length of k and the i-th element of the vector w and b are defined as follows.

$$\mathbf{w}_i = \frac{1}{sk},\tag{6}$$

$$\mathbf{b}_i = 1 - \frac{i+1}{k},\tag{7}$$

$$\mathbf{w}_{i} = \frac{1}{sk}, \tag{6}$$

$$\mathbf{b}_{i} = 1 - \frac{i+1}{k}, \tag{7}$$

$$s = \max(1, \lfloor \frac{255}{(2^{l} - 1)k} \rfloor). \tag{8}$$

The parameter s is the bin-width of a unique l-bit vector. The floor function and clamp functions are finally applied to obtain the l-bit integer-valued vector \mathbf{z} .

$$\mathbf{z}_i = \operatorname{clamp}(\lfloor \mathbf{y}_i \rfloor, 0, 2^l - 1). \tag{9}$$

3.4. Stem Module

The pixel-embedded image representation is down-sampled by the stem module, which reduces the dimensions of the space by 4 and outputs 64 channels following ResNet. The original ResNet employs 7x7conv for the first layer with a stride of 2 and applies the max pooling operation with a kernel size of 3x3. As discussed in, the first layer of ResNet requires 118 million MACs with 224x224 input due to the large kernel size and the large spatial resolutions. In our case, because the input channel is 30 instead of 3 due to the pixel embedding, the number of operations becomes 10 times larger, 1.18 billion MACs.

Although it is inevitable to increase the arithmetic computational cost by replacing the max pooling with the downsampling CNN layer, we lessen its increase by removing the large kernel like 7x7. Our stem module consists of 4 layers of 3x3conv with 64 output channels and the first and third layers are stride 2 to reduce the spatial dimensions by 4.

3.5. Integer-Valued Residual Connection

The residual connection (He et al., 2016) is a key to train deep neural networks. Successful ultra-low-bit quantized models also adopt residual network architectures. The calculated feature maps of ultra-low-bit quantized model $\tilde{\mathbf{O}}$ are float-valued due to the presence of scaling factor α . The residual connection consequently requires the addition of the float-valued feature maps, which demand a non-negligible computational cost compared to low-bit addition. According to (Jouppi et al., 2021), the addition of float32 consumes roughly 13 times more energy than that of int32.

To replace the float-valued addition of feature maps with an integer-valued counterpart, we propose *shared constant scaling factor*. The idea is to fix the scaling factors before the residual connection the same constant so that the computation of the scaling factor can be delayed after the addition of the integer valued feature maps. With further optimization of the computation, the multiplication of the scaling factor α can be fused into the quantized activation functions by changing their threshold (Zhang et al., 2018; Yamada & Vilchez, 2021). Therefore, the float-valued computation never appears during inference on the hardware accelerator as the integer-valued feature maps are directly transformed to 2-bit values including the residual connection.

Figure 3 and Figure 4 present the python code for ConvBlock and Bottleneck block respectively. The parameters post_sc and const_sc stand for the post scaling and constant scaling. The inputs of the residual connection are guaranteed to be integer-valued by disabling the scaling factor of the activation function and setting the shared constant scaling factor to the weight quantizer.

3.6. Output Layer

The final conv layer of our model is 1x1 conv with a binary weight and a scaling factor. It is a challenge to mitigate the accuracy drop compared to float or int8-quantized classifiers. The average pooling operation is applied after the final conv layer to reduce the spatial dimensions. This design is intended to avoid non-CNN layers in-between CNN layers to maximize the utilization of the hardware accelerator and reduce the data transfer with CPU.

4. Experiment

4.1. Experiment Settings

In the experiment, we set up ERNs18-x0.75, ERNs-18, ERNs-34, ERNs-50, and ERNs-101. The later 4 models have the comparable ResNet models in terms of the number of layers, channel sizes, and the residual connection blocks. ERNs18-x0.75 reduces the channel size of last blocks from 512 to 384 to make the model size under 1 megabyte. To

```
def forward(self, x, downsample=True):
    identity = x
    out = bn_0(x)
    out = act_0(x, post_sc = not downsample)
    if downsample:
        identity = down_conv(out,const_sc=True)
    out = conv_1(out)
    out = bn_1(out)
    out = act_1(out, post_sc=False)
    out = conv_2(out, const_sc=True)
    out += identity
    return output
```

Figure 3. ConvBlock architecture for ERNs

```
def forward(self, x, downsample=True):
   identity = x
   out = self.bn_0(x)
   out = act_0(x, post_sc = not downsample)
   if self.downsample:
      identity = down_conv(out)
   out = self.conv_1(out)
   out = self.bn_1(out)
   out = self.act_1(out)
   out = self.conv_2(out)
   out = self.bn_2(out)
   out = self.act_2(out, post_sc=False)
   out = self.conv_3(out, const_sc=True)
   out += identity
   return out
```

Figure 4. Bottleneck architecture for ERNs

the best of the authors' knowledge, this is the first ultra-lowbit quantized model that has the model weight less than 1 megabyte and achieves practical accuracy.

For quantization, except for the *shared constant scaling factor* for residual blocks, the weights are binarized with a scaling factor proposed in (Rastegari et al., 2016) and the activations are ReLU function with the floor function (Cai et al., 2017). We use the element-wise gradient scaling with the hyper-parameter $\epsilon=0.01$ (Lee et al., 2021).

We use Adam optimizer (Kingma & Ba, 2014) with a base learning rate of $4 \cdot 10^{-4}$ for batch size 256. We linearly scaled the learning rate according to the batch size. The hyperparameter ϵ of the Adam optimizer is set to $1 \cdot 10^{-4}$. We set the training epochs 400 and apply a cosine learning rate scheduler. A weight decay of $1 \cdot 10^{-5}$ is applied. RandAugment (Cubuk et al., 2020) is employed for the training data augmentation with an input image size of 256x256. The batch normalization momentum is set to 0.9.

For evaluation, we use 2 techniques deviated from the standard single inference. Firstly, we use an increased resolution from training to improve the accuracy. This phenomenon is known as "train-test resolution discrepancy" (Touvron

Table 2. ImageNet top1 and top5 accuracy of Efficiera Residual Networks and other ultra-low-bit quantized models whose model size is lower than 10 megabytes. For the unreported model size from original paper, we referred to Zhang et al. (2021) and ResNet50 is approximated by assuming input and output layers

are float16.	<i>C</i> 1		
Model	Size (Mbyte)	Top1	Top5
Bi-RealNet-18	4.2	56.4	-
Bi-RealNet-34	5.1	62.2	-
QuickNetSmall	4.0	59.4	-
QuickNet	4.2	63.3	-
QuickNetLarge	5.4	66.9	-
HWGQ ResNet18 (w1a2)	4.2	59.6	82.2
HWGQ ResNet34 (w1a2)	5.1	64.3	85.7
HWGQ ResNet50 (w1a2)	7.0	64.6	85.9
LQ-Nets ResNet18 (w1a2)	4.2	62.6	84.3
LQ-Nets ResNet34 (w1a2)	5.1	66.6	86.9
LQ-Nets ResNet50 (w1a2)	7.0	68.7	88.4
MeliusNet22	3.9	63.6	84.7
MeliusNet29	5.1	65.8	86.2
Real-to-Binary Net	1.9	65.4	86.2
TBNv2-18	4.2	59.7	82.1
TBNv2-34	5.1	63.4	84.9
TBNv2-50	7.0	66.6	86.7
ReActNet-A	4.6	69.4	-
ReActNet-Adam	4.6	70.5	-
FracBNN	4.6	71.8	90.1
PokeBNN-0.5x	2.0	65.2	-
PokeBNN-0.75x	3.8	65.2	-
PokeBNN-1.0x	6.2	70.5	-
PokeBNN-1.25x	9.0	73.4	-
BNext-18	2.2	67.9	-
BNext-T	5.3	72.0	-
ERNs18-x0.75	0.98	63.6	85.5
ERNs18	1.4	65.3	86.8
ERNs34	2.6	70.0	89.7
ERNs50	3.1	72.5	91.3
ERNs101	5.6	73.8	92.1

et al., 2019). Secondly, we use ten-crop test-time augmentation to ensemble the inference result from multiple crops, which has been employed in AlexNet (Krizhevsky et al., 2012,), ResNet (He et al., 2016), and many other works. We averaged the logit outputs first and computed the class probability by softmax.

4.2. Result

As summarized in Table 2, our ERNs achieve higher accuracy with a smaller model size compared to the previous ultra-low-bit quantized models. For fairness, it should be mentioned that the number of operations of ERNs is larger than models derived from ResNet mainly due to the replacement of the max pooling layer with CNN layers in the stem module.

Table 3 compares the number of operations of ERNs and ResNet models with 256x256 input.

We evaluate the effect of the inference scheme differences

Table 3. The number of operations of ERNs and ResNet regardless of the bit-width of weights and activations with 256x256 input resolution.

ERNs	ERNs18-0.75x	ERNs18	ERNs34	ERNs50	ERNs101
GOPs	6.52	6.97	11.81	13.13	22.87
ResNet	-	ResNet18	ResNet34	ResNet50	ResNet101
GOPs	-	4.76	9.60	10.77	20.55

Table 4. The effect of the inference scheme to the ImageNet top-1 accuracy. TTA is test-time augmentation with ten-crop augmentation used in (Krizhevsky et al., 2012,; He et al., 2016)

Inference Scheme	ERNs-18	ERNs-50
224x224	60.3	68.3
256x256	62.2	69.7
288x288	62.8	70.3
320x320	62.2	69.7
288x288 with TTA	65.3	72.5

from the training. Table 4 shows the effect of the input resolution at inference time. We observed that the accuracy reaches the maximum with 288x288 input while the model is trained with 256x256 input resolution. Increasing the input resolution roughly multiplies the number of arithmetic computations by 1.3 times. The ten-crop augmentation contributed about 2 pt increase.

We introduced *generalized-thermometer encoder*, which is different from the standard float-valued input with normalization. Table 5 shows the effect of *generalized-thermometer encoder*'s k to the accuracy. The results are with ERNs-18 and the training epoch is reduced to 100. While increase of k from 10 to 21 improves the accuracy by 0.7 points, the increase from 21 to 32 does not improve the accuracy. Considering the trade-off between the gain of the accuracy and the increase of the arithmetic computation cost. The value k=10 is sufficiently large enough to obtain the competitive accuracy.

Overall, ERNs achieved the competitive and practical accuracy on ImageNet dataset even it has unfavorable conditions such as the ultra-low-bit quantized input/output layers, information-lossy pixel embedding with *generalized-thermometer encoding*, and the restriction in the residual connection with *shared constant scaling factor*. They are introduced to make the inference faster on the edge devices. In Section 5, we show the outperformed inference speed on the FPGA device with smaller logic use.

5. Deployment to FPGA Device

We present the inference performance on the FPGA device. We use a Kria KV260 with Zynq UltraScale+ MPSoC device from Xilinx Inc. Our FPGA design is *Efficiera* IP developed

Table 5. The effect of thermometer encoder's k to the top-1 accuracy of ImageNet. The accuracy is lower than values reported in Table 2 because the training epoch is reduced from 400 to 100.

Thermometer Encoder's k	10	21	32
ERNs-18	57.4	58.1	58.0

by LeapMind Inc.. *Efficiera* IP supports the operation sets for ERNs except for the average pooling at the very end of the network architecture.

Table 6 compares the FPGA resource usage of our *Efficiera* with existing works. DPU B4096 is the IP released as a part of Vitis-AI from Xilinx Inc. that supports the inference of 8-bit quantized models. Notably, our configuration does not use any DSP block. As the number of DSP blocks is quite limited for cost-efficient FPGA devices, this is a huge advantage over other implementations. It is also favorable for end-users of FPGA devices because they are also interested in implementing classical image processing modules on FPGA requiring DSP blocks.

Table 7 shows the inference time of ERNs on Kria KV260 with *Efficiera* IP. We measure the inference time with the first 1,000 images of the validation subset of ImageNet dataset. The input resolution is fixed to 256x256 and the batch size is 1.

Because our network can fully utilize the hardware accelerator from the very beginning to the end except for the final average pooling, the inference time is quite fast and outperforms existing works. For the tiniest ERNs18-0.75x, the single inference runs only within 3.35ms. Even for the largest ERNs101 compatible with ResNet101, it can be executed within 15.78 ms.

Compared to the existing comparable models, the number of operations of ERNs is larger and this is superficially a drawback. However, the inference time of ERNs with *Efficiera* is faster than existing models with a smaller number of operations. On hardware accelerators, the cost of data transfer overwhelms that of arithmetic computation because arithmetic computation can be effectively parallelized while data transfer does not. Therefore, the number of activations is a more meaningful metric to estimate the inference time from network architecture (Radosavovic et al., 2020). ERNs demonstrated that the hardware-friendly minimal operations set is sufficient to achieve competitive accuracy and fast inference time.

6. Discussion

Comparison with Recent Binary Neural Networks

In recent years, the accuracy of binary neural networks

Table 6. FPGA resource usage of existing works that achieve ImageNet top1 accuracy over 65.0pt and ours. The number of Block RAM is counted as the number of 18Kb blocks. Notably, Our IP does not consume any DSP blocks.

Name	LUT	FF	Block RAM	Ultra RAM	DSP
Synetgy (Yang et al., 2018)	51,776	42,257	318	N/A	360
T-DLA (Chen et al., 2019)	37,921	50,508	194	N/A	202
MobileNetV2 (Wu et al., 2019)	31,198	46,809	290	N/A	212
JpegComp (Nakahara et al., 2021)	274,795	273,440	2,746	16	2,370
FracBNN (Zhang et al., 2021)	50,656	N/A	402	N/A	224
DPU B4096 (Xilinx, 2023)	52,161	98,249	510	0	710
Efficiera B64M3C1 Ours	77,572	83,805	280	0	0

Table 7. The inference time and throughput on KV260. The input resolution is fixed to 256x256. The inference time for different input resolution can be estimated by multiplying the relative input area.

MODEL	INFERENCE TIME (MS)	FPS (1/s)	SIZE (MBYTE)
ERNs18-0.75x	3.35	298.5	0.98
ERNs18	3.60	277.8	1.4
ERNs34	5.32	188.0	2.6
ERNs50	9.64	103.7	3.1
ERNs101	15.78	63.4	5.6

(BNNs) have been improved, which has binary weight and activation. The pair of binary weight and activation is the most promising because it can be computed by a single logic gate. Yet, with respect to the progress of BNNs, it is infeasible to develop a high-accuracy model with fully binarized weights and activations.

As mentioned in Section 2 and summarized in Table 1, the recent architectural improvements such as Real-to-Binary Net, ReActNet, and PokeBNN involve float-valued or non-low-bit quantized operations. If the model is executed on CPU with the inference framework such as BitFlow (Hu et al., 2018b), Larq (Geiger & Team, 2020), and dabnn (Zhang et al., 2019), these non-low-bit quantized and float-valued computations are not huge burden because CPU supports the execution of them.

However, if we consider to run the inference under the severe resource limitations such as the number of logic units and power supply, we need to implement the hardware accelerators with either FPGA or ASIC. If these advanced modules need to be supported by the hardware accelerator such as FPGA, the additional logic units should be implemented even the ratio of the computational cost is insignificant. Therefore, it is not always fair to compare the inference cost by the arithmetic computation cost (Zhang et al., 2022) if the model is designed for the hardware accelerators.

In this paper, we demonstrated that the fast inference can

be realized with the cost-efficient FPGA device even the arithmetic computation cost increased compared to BNNs.

Radical model size reduction by full binarization

Reducing the size of the model is critical for hardware accelerators. On the hardware accelerator, weights should be located on SRAM, which is often mounted only a limited amount due to the financial cost. The final conv layer of ResNet18 and ResNet50 has 512,000 and 2048,000 parameters for ImageNet classification. If the parameters are float16, they require 1 and 4 megabytes. By binarizing these parameters, they are reduced to 0.061 and 0.244 megabytes. It makes us possible to develop the hardware-friendly model under 1.0 megabyte.

7. Conclusion

In conclusion, we introduced Efficiera Residual Networks (ERNs), a novel approach characterized by fully binary-weighted architecture with 2-bit activation. Our contributions include the innovative *Generalized-thermometer encoding* method for pixel-embedding to enable ultra-low-bit quantization of the input convolutional layer and the *Shared constant scaling factor* to ensure integer-valued computation in the residual connection.

In comparison to existing ultra-low-bit quantized models, ERNs exhibit a reduced model weight size and demonstrate effective optimization for hardware accelerators. Notably, our model successfully mitigates the accuracy drop associated with all-layer quantization, achieving accuracy levels comparable to float-based ResNet-18 with ERNs-50, maintaining compatibility with ResNet-50 architecture.

For future work, we envision enhancing training schemes, particularly exploring knowledge distillation and multi-step training strategies. These endeavors aim to further refine the model's performance and contribute to the ongoing advancement of ultra-low-bit quantized neural networks.

References

- Bethge, J., Bartz, C., Yang, H., Chen, Y., and Meinel, C. Meliusnet: An improved network architecture for binary neural networks. In *IEEE Workshop on Applications of Computer Vision*, 2021.
- Buckman, J., Roy, A., Raffel, C., and Goodfellow, I. Thermometer encoding: One hot way to resist adversarial examples. In *Proceedings of the International Conference on Learning Representations*, 2018.
- Cai, Z., He, X., Sun, J., and Vasconcelos, N. Deep learning with low precision by half-wave gaussian quantization. In Proceedings of the Computer Vision and Pattern Recognition, 2017.
- Chen, Y., Zhang, K., Gong, C., Hao, C., Zhang, X., Li, T., and Chen, D. T-dla: An open-source deep learning accelerator for ternarized dnn models on embedded fpga. In *IEEE Computer Society Annual Symposium on VLSI*, 2019.
- Cubuk, E. D., Zoph, B., Shlens, J., and Le, Q. V. Randaugment: Practical automated data augmentation with a reduced search space. In *40th Conference on Neural Information Processing Systems*, 2020.
- Dürichen, R., Rocznik, T., Renz, O., and Peters, C. Binary input layer: Training of cnn models with binary input data. *arXiv:1812.03410*, 2018.
- Esser, S. K., McKinstry, J. L., Bablani, D., Appuswamy, R., and Modha, D. S. Learned step size quantization. In *Proceedings of the International Conference on Learning Representations*, 2020.
- Geiger, L. and Team, P. Larq: An open-source library for training binarized neural networks. *The Jorunal of Open Source Software*, 5, 2020.
- Guo, N., Bethge, J., Yang, H., Zhong, K., Ning, X., Meinel, C., and Wang, Y. Boolnet: Minimizing the energy consumption of binary neural networks. *arXiv:2106.06991*, 2021.
- Guo, N., Bethge, J., Meinel, C., and Yang, H. Join the high accuracy club on imagenet with a binary neural network ticket. *arXiv:2211.12933*, 2022.
- He, K., Zhang, X., Ren, S., and Sun, J. Deep residual learning for image recognition. In *Proceedings of the Computer Vision and Pattern Recognition*, 2016.
- Hu, J., Shen, L., and Sun, G. Squeeze-and-excitation networks. In *Proceedings of the Computer Vision and Pattern Recognition*, 2018a.

- Hu, Y., Zhai, J., Li, D., Gong, Y., Zhu, Y., Liu, W., Su, L., and Jin, J. Bitflow: Exploiting vector parallelism for binary neural networks on cpu. In *IEEE International* Parallel and Distributed Processing Symposium, 2018b.
- Hubara, I., Courbariaux, M., Soudry, D., El-Yaniv, R., and Bengio, Y. Binarized neural networks. In 36th Conference on Neural Information Processing Systems, 2016.
- Jouppi, N. P., Young, C., Patil, N., Patterson, D., Agrawal, G., Bajwa, R., Bates, S., Bhatia, S., Boden, N., Borchers, A., Boyle, R., luc Cantin, P., Chao, C., Clark, C., Coriell, J., Daley, M., Dau, M., Dean, J., Gelb, B., Ghaemmaghami, T. V., Gottipati, R., Gulland, W., Hagmann, R., Ho, C. R., Hogberg, D., Hu, J., Hundt, R., Hurt, D., Ibarz, J., Jaffey, A., Jaworski, A., Kaplan, A., Khaitan, H., Koch, A., Kumar, N., Lacy, S., Laudon, J., Law, J., Le, D., Leary, C., Liu, Z., Lucke, K., Lundin, A., MacKean, G., Maggiore, A., Mahony, M., Miller, K., Nagarajan, R., Narayanaswami, R., Ni, R., Nix, K., Norrie, T., Omernick, M., Penukonda, N., Phelps, A., and Ross, J. In-datacenter performance analysis of a tensor processing unit. In *Proceedings of the 44th Annual International Symposium on Computer Architecture*, 2017.
- Jouppi, N. P., Hyun Yoon, D., Ashcraft, M., Gottscho, M., Jablin, T. B., Kurian, G., Laudon, J., Li, S., Ma, P., Ma, X., Norrie, T., Patil, N., Prasad, S., Young, C., Zhou, Z., and Patterson, D. Ten lessons from three generations shaped google's tpuv4i: Industrial product. In 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture, pp. 1–14, 2021.
- Kingma, D. P. and Ba, J. Adam: A method for stochastic optimization. In *International Conference on Learning Representations*, 2014.
- Krizhevsky, A., Sutskever, I., and Hinton, G. E. Imagenet classification with deep convolutional neural networks. In 26th Conference on Neural Information Processing Systems, 2012,.
- Kung, H. T., McDanel, B., and Zhang, S. Q. Packing sparse convolutional neural networks for efficient systolic array implementations: Column combining under joint optimization. In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, 2019.
- Lee, J., Kim, D., and Ham, B. Network quantization with element-wise gradient scaling. In *Proceedings of the Computer Vision and Pattern Recognition*, 2021.
- Liu, Z., Wu, B., Luo, W., Yang, X., Liu, W., and Cheng, K.-T. Bi-real net: Enhancing the performance of 1-bit cnns with improved representational capability and advanced training algorithm. In *Proceedings of the European Conference on Computer Vision*, pp. 722–737, 2018.

- Liu, Z., Shen, Z., Savvides, M., and Cheng, K.-T. Reactnet: Towards precise binary neural network with generalized activation functions. In *Proceedings of the European Conference on Computer Vision*, 2020.
- Nakahara, H., Tomoya, F., and Sato, S. A fully connected layer elimination for a binarized convolutional neural network on an fpga. In 27th International Conference on Field Programmable Logic and Application, 2017.
- Nakahara, H., Que, Z., and Luk, W. High-throughput convolutional neural network on an fpga by customized jpeg compression. In 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines, 2021.
- Radosavovic, I., Kosaraju, R. P., Girshick, R., He, K., and Dollar, P. Designing network design spaces. In *Proceedings of the Computer Vision and Pattern Recognition*, 2020.
- Rastegari, M., Ordonez, V., Redmon, J., and Farhadi, A. Xnor-net: Imagenet classification using binary convolutional neural networks. In *Proceedings of the European Conference on Computer Vision*, 2016.
- Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., and Chen, L.-C. Mobilenetv2: Inverted residuals and linear bottlenecks. In *Proceedings of the Computer Vision and Pattern Recognition*, 2018.
- Tokunaga, H., Nicholls, J., Vazhenina, D., and Kanemura, A. Pixel embedding: Fully quantized convolutional neural network with differentiable lookup table. arxiv:2407.16174, 2024.
- Touvron, H., Vedaldi, A., Douze, M., and Jegou, H. Fixing the train-test resolution discrepancy. In *33rd Conference on Neural Information Processing Systems*, 2019.
- Tu, Z., Chen, X., Ren, P., and Wang, Y. Adabin: Improving binary neural networks with adaptive binary sets. In *Proceedings of the European Conference on Computer Vision*, 2022.
- Wan, D., Shen, F., Liu, L., Zhu, F., Qin, J., Shao, L., and Tao Shen, H. Tbn: Convolutional neural network with ternary inputs and binary weights. In *The European Conference on Computer Vision*, 2018.
- Wu, D., Zhang, Y., Jia, X., Tian, L., Li, T., Sui, L., Xie, D., and Shan, Y. A high-performance cnn processor based on fpga for mobilenets. In *International Conference on Field Programmable Logic and Applications*, 2019.
- Xilinx. Dpuczdx8g for zynq ultrascale+ mpsocs product guide (pg338) version 4.1, 2023. URL https://docs.xilinx.com/r/en-US/pg338-dpu/Resource-Utilization.

- Yamada, T. and Vilchez, A. T. N. Neural network processing apparatus, neural network processing method, and neural network processing program. US Patent US 2021/0232894 A1 Applicant: LeapMind Inc., 2021.
- Yang, Y., Huang, Q., Wu, B., Zhang, T., Ma, L., Gambardella, G., Blott, M., Lavagno, L., Vissers, K., Wawrzynek, J., and Keutzer, K. Synetgy: Algorithm-hardware co-design for convnet accelerators on embedded fpgas. In *International Symposium on Field-Programmable Gate Arrays*, 2018.
- Zhang, D., Yang, J., Ye, D., and Hua, G. Lq-nets: Learned quantization for highly accurate and compact deep neural networks. In *Proceedings of the European Conference on Computer Vision*, 2018.
- Zhang, J., Pan, Y., Yao, T., Zhao, H., and Mei, T. dabnn: A super fast inference framework for binary neural networks on arm devices. In *Proceedings of the 27th ACM International Conference on Multimedia*, 2019.
- Zhang, Y., Pan, J., Liu, X., Chen, H., Chen, D., and Zhang, Z. Fracbnn: Accurate and fpga-efficient binary neural networks with fractional activations. In *The* 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2021.
- Zhang, Y., Zhang, Z., and Łukasz Lew. Pokebnn: A binary pursuit of lightweight accuracy. In *Proceedings of the Computer Vision and Pattern Recognition*, 2022.
- Zhou, S., Ni, Z., Zhou, X., Wen, H., Wu, Y., and Zou, Y. Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients. *arXiv preprint arXiv:1606.06160*, 2016.