

การจัดองค์การคอมพิวเตอร์

CPU.hdl

31110321 Computer Organization สำหรับนักศึกษาชั้นปีที่ 3 สาขาวิชาวิศวกรรมคอมพิวเตอร์

> nsงฤทธิ์ กิติศรีวรพันธุ์ songrit@npu.ac.th


สาขาวิชาวิศวกรรมคอมพิวเตอร์ มหาวิทยาลัยนครพนม

Lecture plan

- •5.1 สถาปัตยกรรมฟอนนอยมันน์
- 5.2 Fetch-Execute Cycle
- 5.3 ซีพียูแฮกค์
 - ∘ 5.3-1 CPU.hdl
- 5.4 แฮกค์คอมพิวเตอร์
- 5.5 ภาพรวมโปรเจ็ค 5
 - Computer.hdl

Mux16


Multiplexor



- sel == 0 → ส่ง a ออก out
- sel == 1 > ส่ง b ออก out

sel	out
0	a
1	b

ARegister ua: DRegister



- in 16 Ūn
- Out 16 ūn
- 1 control bit (load)


Register.hdl

Hack CPU Implementation

- มี Instruction 2 แบบ
 - A-instruction
 - C-instruction
- •ถอดรหัสโดยใช้ b₁₅ ของ instruction code
 - ∘ If b₁₅ == 0 then A-instruction
 - Else if $b_{15} == 1 \rightarrow C$ -instruction


Instruction

- instruction มี 16บิท แบ่งเป็น 2 ชนิด
- บิท 15 ใช้ระบุชนิดของ instruction




C-instruction 111A C₁C₂C₃C₄ C₅C₆ D₁D₂ D₃J₁J₂J₃

CPU interface




ARegister ใช้บันทึกผลคำนวณ

• ARegsiter ใช้บันทึกผลลัพธ์จาก ALU ด้วย





binary



coi	пр	c1	c2	с3	c4	c5	с6
0		1	0	1	0	1	0
1		1	1	1	1	1	1
-1		1	1	1	0	1	0
D		0	0	1	1	0	0
A	M	1	1	0	0	0	0
!D		0	0	1	1	0	1
!A	!M	1	1	0	0	0	1
-D		0	0	1	1	1	1
-A	-M	1	1	0	0	1	1
D+1		0	1	1	1	1	1
A+1	M+1	1	1	0	1	1	1
D-1		0	0	1	1	1	0
A-1	M-1	1	1	0	0	1	0
D+A	D+M	0	0	0	0	1	0
D-A	D-M	0	1	0	0	1	1
A-D	M-D	0	0	0	1	1	1
D&A	D&M	0	0	0	0	0	0
DA	D M	0	1	0	1	0	1
a=0	a=1						




coi	пр	c1	c2	с3	c4	с5	c6
0		1	0	1	0	1	0
1		1	1	1	1	1	1
-1		1	1	1	0	1	0
D		0	0	1	1	0	0
A	М	1	1	0	0	0	0
!D		0	0	1	1	0	1
!A	!M	1	1	0	0	0	1
-D		0	0	1	1	1	1
-A	-M	1	1	0	0	1	1
D+1		0	1	1	1	1	1
A+1	M+1	1	1	0	1	1	1
D-1		0	0	1	1	1	0
A-1	M-1	1	1	0	0	1	0
D+A	D+M	0	0	0	0	1	0
D-A	D-M	0	1	0	0	1	1
A-D	M-D	0	0	0	1	1	1
D&A	D&M	0	0	0	0	0	0
DA	D M	0	1	0	1	0	1
a=0	a=1						

```
ALU(
//Inputs
x=oD,
y=oMux2,
zx=instruction[11], //c1
nx=instruction[10], //c2
zy=instruction[9], //c3
ny=instruction[8], //c4
f=instruction[7], //c5
no=instruction[6], //c6
//Output
out=oALU, zr=zero, ng=neg);
```


dest

binary




$b_5 b_4 b_3$

	dest	d1	d2	d3	effect: the value is stored in:
	null	0	0	0	The value is not stored
	М	0	0	1	RAM[A]
	D	0	1	0	D register
	MD	0	1	1	RAM[A] and D register
	Α	1	0	0	A register
	AM	1	0	1	A register and RAM[A]
	AD	1	1	0	A register and D register
l	AMD	1	1	1	A register, RAM[A], and D register







binary



jump	j1	j2	j3	effect:
null	0	0	0	no jump
JGT	0	0	1	if out > 0 jump
JEQ	0	1	0	if out = 0 jump
JGE	0	1	1	if out ≥ 0 jump
JLT	1	0	0	if out < 0 jump
JNE	1	0	1	if out ≠ 0 jump
JLE	1	1	0	if out ≤ 0 jump
JMP	1	1	1	Unconditional jump


CPU: Control bit







Control bit : cb1, cb2

	dest		d1	d2	d3	effect: the value is stored in:				
Г	null 0		0	0	The value is not stored					
l	м 0		0	1	RAM[A]					
l	D 0 1 0		0	D register						
	MD 0 1		1	1	RAM[A] and D register					
	Α		1	0	0	A register				
	AM 1 0 1		1	A register and RAM[A]						
	AD 1 1 0		0	A register and D register						
	AMD 1 1 1		1	A register, RAM[A], and D register						



```
Mux16(a=instruction, b=oALU, sel=instruction[15], out=oMux1);
Not(in=instruction[15], out=onb15);
Or(a=onb15, b=instruction[5], out=cb2);
ARegister(in=oMux1, load=cb2, out=oAReg);
```






```
And(a=instruction[15], b=instruction[4], out=cb3);
DRegister(in=oALU, load=cb3, out=oDReg);
```

• เลือกหน่วยความจำ หรือ จาก **ARegister**


coi	np	c1	c2	с3	c4	с5	с6
0		1	0	1	0	1	0
1		1	1	1	1	1	1
-1		1	1	1	0	1	0
D		0	0	1	1	0	0
Α	М	1	1	0	0	0	0
!D		0	0	1	1	0	1
!A	!M	1	1	0	0	0	1
-D		0	0	1	1	1	1
-A	-M	1	1	0	0	1	1
D+1		0	1	1	1	1	1
A+1	M+1	1	1	0	1	1	1
D-1		0	0	1	1	1	0
A-1	M-1	1	1	0	0	1	0
D+A	D+M	0	0	0	0	1	0
D-A	D-M	0	1	0	0	1	1
A-D	M-D	0	0	0	1	1	1
D&A	D&M	0	0	0	0	0	0
D A	D M	0	1	0	1	0	1
a=0	a=1						




b12

And(a=instruction[15], b=instruction[12], out=cb4) Mux16(a=oAReg, b=inM, sel=out=oMux2)

•คำสั่ง ALU




ALU instruction mapping




	zx	nx	zy	ny	f	no	out	
	1	0	1	0	1	0	0	
	1	1	1	1	1	1	1	
	1	1	1	0	1	0	-1	
	0	0	1	1	0	0	X	
I	1	1	0	0	0	0	V	

zx=instruction[11], //c1
nx=instruction[10], //c2
zy=instruction[9], //c3
ny=instruction[8], //c4
f=instruction[7], //c5
no=instruction[6], //c6

	_ +	٧	٥	+	V	y - <u> </u>
0	0	0	0	1	0	х+у
0	1	0	0	1	1	х-у
0	0	0	1	1	1	y-x
0	0	0	0	0	0	x&y
0	1	0	1	0	1	x y






```
x=oDReg, y=oMux2,
zx=instruction[11], //c1
nx=instruction[10], //c2
zy=instruction[9], //c3
ny=instruction[8], //c4
f=instruction[7], //c5
no=instruction[6], //c6
zr=zrOut, ng=ngOut,
out=oALU;
```

• เกี่ยวข้องกับ j1 j2 j3 ใน C-instruction

```
Not(in=ngOut, out=pos);
                                             // Reset: = 0
                                             // 000 nojump: ++
Not(in=zrOut, out=nzr);
And(a=instruction[15], b=instruction[0], out=jgt); // 111 goto: = A
                              // 010 100 etc conditional
And(a=pos, b=nzr, out=posnzr);
                                             goto: = A || ++
And(a=jgt, b=posnzr, out=ld1);
And(a=instruction[15], b=instruction[1], out=jeq);
And(a=jeq, b=zrOut, out=ld2);
And(a=instruction[15], b=instruction[2], out=jlt);
And(a=jlt, b=ngOut, out=ld3);
Or(a=ld1, b=ld2, out=ldt);
Or(a=ld3, b=ldt, out=ld);
PC(in=oALU, load=ld, inc=true, reset=reset, out[0..14]=pc);
```



Coming up: W5.4 แฮกคอมพิวเตอร์