

Main

Variant: [No Variations]

1/17/2022 V1I1

CHECKED

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	DIGITAL OUTPUT	21		31	
2	BLOCK DIAGRAM	12	ANALOG SIGNAL	22		32	
3	POWER HIGH STAGE	13	AUDIO	23		33	
4	POWER LOW STAGE	14	CONNECTOR	24		34	
5	MCU	15	DOC REVISTION HISTORY	25		35	
6	WIRELESS	16		26		36	
7	LOG	17		27		37	
8	ISOLATE SIGNAL	18		28		38	
9	COMMUNICATION	19		29		39	
10	DIGITAL INPUT	20		30		40	

DESIGN CONSIDERATIONS


DESIGN NOTE: Example text for informational design notes .


DESIGN NOTE: Example text for critical design notes.


DESIGN NOTE: Example text for cautionary design notes. AYOUT NOTE:
Example text for critical

AUBOT		CONFIDENTAL. Do not distribute.					
Title:	Main	Variant: [No Variations]					
Page Contents:	[01] - COVER PAGE.SchDoc	Checked by					
Size:	DWG NO	Revision: VIII					
Date:	1/17/2022	Sheet 1 of 16					
	7	8					

POWER HIGH STAGE










DESIGN NOTE: +Power protect OV, UL, OC, revese, surge. +DC/DC Converter Buck 5.6V/2A. +DC/DC Converter Isolale 5V/6A.


	AUBOT		CONFIDENTAL. Do not distribute.					
	Title:	Main			Variant: [No Variations]			
	Page Contents:	[03] - POWER HIGH STAG	E.SchDoc			Ch	ecked
	Size:		DWG NO					Revision: VIII
	Date:		1/17/2022		Sheet	3	of	16
Т		-	,				8	

3 4 5 6 7













ISOLATE SIGNAL +3.3V_ISO_MCU +3.3V_ISO_BAT +3.3V_ISO_MCU +3.3V_ISO_BAT | NPUT M4 | COMP | NPUT M5 | NPUT 100nF/50V [05] - MCU[1A RESET M [05] - MCU[4B] [05] - MCU[4B] [05] - MCU[1A] INPU [05] - MCU[1A] INPU [05] - MCU[4A] INPUT M [05] - MCU[3B] INPUT M 11 INPUT L 10 INPUT L 11 INPUT_LS INPUT_LS[1..4] [10] - DIGITAL INPUT[2C] +3.3V_ISO_MCU - R36 | INPUT_MI2 | R36 8 I/OA2 I/OB2 GNDA GNDB INPUT_LS[9..12] [10] - DIGITAL INPUT[5C] R35 INPUT_M3 INPUT_M11 MAX14850AEE+ INPUT_M4 GND_SIG GND BAT INPUT_M12 GND_SIG GND BAT [05] - MCU[3A] SD_TPA_M SD_TPA_M SD_TPA SD_TPA [13] AUDIO TI P627ME/TP4 F +3.3V_ISO_MCU +3.3V ISO BAT +3.3V_ISO_MCU +3.3V ISO BAT GND_SIG [05] - MCU[3A] [05] - MCU[3A] GND_SIG [05] - MCU[6A] [05] - MCU[6A] GND_SIG GND_BAT VCCA VCCB VCCA VCCB OUT MI4 2 VCCA VCCB 15 OUT LSI4 VC MIS 3 NA2 OUTB2 14 OUT LSI3 NPUT LSI3 NPUT LSI3 NPUT LSI3 NPUT MIS 6 OUTA1 NB1 12 INPUT LSI3 NB1 MIS 6 IOAI 10B1 1 IOAI 1 INPUT LSI3 NB1 MIS 6 IOAI 10B1 1 IOAI | GND_BAT | GND_ OUT LS14 | 11] - DIGITAL OUTPUT[2D] OUT_LS13 | 11] - DIGITAL OUTPUT[2D] [05] - MCU[3A] INPUT_M [05] - MCU[4B] INPUT_M [05] - MCU[6A] 1051 - MCHI6A1 1051 - MCHI4R1 I/OA2 GNDA NPUT_LS[5,8] INPUT_LS[5,8] [10] - DIGITAL INPUT[3C] +3.3V_ISO_MCI - MCU[4B] (NPUT_MI6 - R41 - R4 INPUT_LS[13...V1 [INPUT_LS[13...16]] [10] - DIGITAL INPUT[7C] R40 GNDA GNDB GNDB MAX14850AEE+ MAX14850AEE+ 4.7k +3.3V_<u>ISO_</u>MCU R42 +3.3V_ISO_MCU INPUT_M8 GND_SIG INPUT_M16 GND_SIG GND_BAT GND_BAT +3.3V_ISO_MCU +3.3V_ISO_BAT +3.3V_ISO_MCU OUT M1 2 VCCA M7 RESET M2 3 NA1 M1 FRADY INPUT M1 50 UT/ M7 OUT M8 6 10/ M OUT M8 GND_SIG 100nF/ [05] - MCU[6A] OU [05] - MCU[3B] RES GND_SIG | 100nF/50V [05] - MCU[4B] | RESET [05] - MCU[4B] | OUT_M 100nF/50V III GND BAT 100nF/50V LILGND RAT 16 15 RESET5 14 OUT LS20 13 FAULT5 12 SPII MISO 1 11 OUT LS19 VCCR RESET5 11] - DIGITAL OUTPUT[5D] OUTB1 OUTB2 [11] - DIGITAL OUTPUT[2B] 111 - DIGITAL OUTPUTISDI INB1 [05] - MCU[3B] FAI [05] - MCU[3B] OI 121 - ANALOG SIGNALI4A1 INB2 [111 - DIGITAL OUTPUT[2B] 1051 - MCUITAT SPIL M I/OB1 I/OB2 OUT_LS8 [11] - DIGITAL OUTPUT[2B] OUT_LS7 [11] - DIGITAL OUTPUT[2B] OUT_LS7 [11] - DIGITAL OUTPUT[2B] [05] - MCU[4B] DIGITAL OUTPUT[5D] 10 OUT_LS18 8 I/OA2 I/OB2 [11] - DIGITAL OUTPUTISCI 1051 - MCUITBI OI 1051 - MCUI4B1 GNDA GNDB GNDA GNDB +3.3V_ISO_BAT MAX14850AEE+ MAX14850AEE+ GND_SIG GND_SIG GND_BAT OUT_LS8 GND_BAT +3.3V_ISO_BAT +3.3V_ISO_MCU +3.3V_ISO_BAT +3.3V_ISO_MCU +5V_ANALOG OUT M6 2 INA1 OUT M5 3 INA1 FAULT M2 4 OUTAIS 5 OUTA2 RESET M3 6 OUT M12 7 IOA1 GND_SIG [05] - MCU[1B] [05] - MCU[4B] [05] - MCU[4B] VDD1A GND1_1 GND2_2 VIA VOA VIB VOB OUTBI SPI3 SCK_ISO [12] - ANALOG SIGNAL[7A] SPI3 MOSI_ISO [12] - ANALOG SIGNAL[7A] OUTB2 INB1 1051 - MCHILIBI SPI SPI3_MOSI_ISO >[12] - ANALOG SIGNAL[7A] SPI3 NSS ISO >[12] - ANALOG SIGNAL[7A] [05] - MCU[4B] [05] - MCU[4A] INB2 I/OB1 [05] - MCU[1B] [05] - MCU[1A] VIC VID VOC VOD [11] - DIGITAL OUTPUTI2CI 15 SPII_MOSI_ISO [11] - DIGITAL OUTPUT[2C] [05] - MCU[4A] OUT M12 I/OR2 [11] - DIGITAL QUTPUTI2CI GND SIG VDD1B VDD2B GNDA GNDB VIE VOE RESET3 VIF VOF 10 GND1_2 GND2_1 MAX14850AEE+ +3.3V_ISO_BAT R49 GND_SIG ADUM7640CRQZ-RL7 GND_BAT OUT_LS12 GND_SIG GND_BAT +3.3V_ISO_MCU +3.3V ISO BAT +3.3V_ISO_MCU +5V_ANALOG GND_SIG | 100nF/50V [05] - MCU[4A] | OUT_MII [05] - MCU[4A] | OUT_MIO OUT MI1 2 VCCA VCCB INAI OUTB1 FAULT M4 4 TOUTB1 READY INPUT OUT M9 6 OUT M9 6 OUTB2 RESET M4 7 IOA1 INB1 OUT M9 6 IOA1 INB1 OUT M9 6 IOA1 INB1 OUT M9 6 IOA1 INB1 OUT M9 7 IOA2 IOB2 GND_SIG 100nF/50V VDD1A VDD2A 2 | CONDICATION 1051 - MCUI3A1 12 I/OA1 I/OA2 GNDA I/OB1 I/OB2 1051 - MCUI1B1 VIC VOC CONFIDENTAL. Do not distribute. 14 +5V ANALOG GNDA GNDB GND SIG VDD1B VDD2B ____C111 MAX14850AEE+ Variant: [No Variations] 4.7k 10 GND1_2 GND2_1 VIF VOF +3.3V_ISO_BAT 100nF/50V GND_BAT OUT_LS9 ADUM7640CROZ-RL7 1081 - ISOLATE SIGNAL SchDoo Checked GND_SIG GND_BAT GND_BAT DWG NO VIII 1/17/2022 Sheet 8 of 16 5











1 2 3 4 5 6 7 8

AUDIO





1 2 3 4 5 6 7 8

