



LEE ZHI XUAN

Computer Engineering Student

PROFILE

Hello! I'm a 21-year-old, Final Year Computer Engineering student at Asia Pacific University. I've always had a keen interest in the semiconductor industry since young and have always dreamt of being part of it. My primary motivation of studies is to pave way to be a productive member of the semiconductor industry.

PERSONAL INFORMATION

Nationality: Malaysian

NRIC: 031209-14-0613

Age: 21 (as of October 2025)

Race: Chinese

Gender: Male

Date of Birth: 9th December 2003

Place of Birth: Kuala Lumpur

Residence: 47160 Puchong, Selangor

CONTACT ME

+60 19-662-1182

leezhixuan2003@gmail.com

linkedin.com/in/zhixuan-lee-78bb711a6/

21, Jalan Wawasan 3/1, 47160 Puchong, Selangor, Malaysia

REFERENCES

Tan Zi Eng

Infineon / Manager

Phone: +6 04-888 2016

Email: ZiEng.Tan@infineon.com

PROF. IR. DR. Lai Nai Shyan

APU / Professor

Phone: +6 03-8996 1000 (Ext. 5306)

Email: nai.shyan@apu.edu.my

EDUCATION

Bachelor of Computer Engineering

● **Asia Pacific University (APU / APIIT)**

2021 - Present

Expected Graduation Date: Nov 2026

Current CGPA: 3.57/4.0

Secondary School

● **SMK Pusat Bandar Puchong (1)**

2016 - 2020

LANGUAGES

(Ranked in order of proficiency)

- English
- Mandarin Chinese
- Malay

SKILLS

Hardware Programming

VHDL

Software Programming

C, Python, Java, Excel VBA

Software

Intel Quartus Prime, Cadence Virtuoso (surface level), MATLAB, LTSpice, Microsoft Office Suite

WORK EXPERIENCE



Intern, Product Engineering

Infineon Technologies (Penang)

Feb 2025 - Aug 2025

- Performed failure verification of semiconductor devices through bench and ATE testing.
- Created various Python scripts and programs to assist data sorting and presentation for analysis. Resulted in man-hour cost savings amounting to roughly 50k EUR per annum.
- Performed general maintenance and upgrades of existing systems.

RELEVANT UNIVERSITY PROJECTS

VLSI Design and Physical Layout of an Enhanced Mixed-Signal 555 Timer IC for Low Power Integrated Applications

Oct 2025 - June 2026

Final Year Project

- To implement and validate a fully functional CMOS 555 timer IC in Sky130, demonstrating complete front-to-back IC design flow (schematic, simulation, layout, verification) while analyzing trade-offs in power, area, and performance.

Characteristics of 45 nm CMOS in Cadence

March 2024

Fundamentals of Integrated Circuit Design Module (FICD)

- Extensively explored and documented the performance characteristics of 45 nm CMOS devices by varying input and physical characteristics.
- Explored the financial feasibility and issues of yield when varying physical characteristics in pursuit of performance.