Digital Integrated Circuits Design Project Supplementary Data




Figure 1. Block diagram of a simple binary classifier.

▲ Simulation data

In the design project, each simulation has to simulate 6 parallel bit stream for estimation.

There are examples of W and X vectors in the attached text file, and examples of how to implement bitstream using the PWL type voltage source in the attached .asc file.



▲ Attached .asc simulation window

The .asc file attached to the post is a simulation example in which the 0001111010 signal is input sequentially according to the system clk.

Parameter x : parameter for 1 Bit time

Parameter t : parameter for Rising/Falling time