

Research 1-71 EE Laboratory  
**CO-521-B Digital Signal Processing Lab**  
Spring 2023

Friday, 10<sup>th</sup> of April 2023  
LAB 5: Digital\_Down\_Converter

**Report by: Prince Lee Muhera**

## 1) Introduction

In this lab, we use a simulation tool developed by Xilinx to simulate our hardware design. To begin, we quickly acquaint ourselves with the main simulation tool iSim. The objective is to introduce ourselves with Xilinx and understand how it works.

## 2) Circuit Design

There are no important circuit designs to be presented for this lab.

## 3) VHD files used

We used the following VHD files in this lab:

1. iSim\_intro1.vhd
2. iSim\_intro2.vhd
3. iSim\_intro3.vhd

These files were provided to us in the lab. Each of the files are coded with different implementations of logic gates in VHD. The iSim\_intro1.vhd is an implementation of an “AND” gate. iSim\_intro2.vhd is the implementation of an “Adder”. And iSim\_intro3.vhd is the implementation of an “XOR” gate using the formula  $(input1 \& (!input2)) \vee ((!input1) \& input2)$ .


A summary can be found in the table below:

Nr.	Name	Description
1	iSim_intro1.vhd	AND gate
2	iSim_intro2.vhd	8 Bit Adder
3	iSim_intro3.vhd	XOR gate


## 4) Exercises

We begin this exercise by learning how to use Xilinx, and how to implement an AND gate. We do this by first opening the Xilinx ISE Project Navigator, and opening a new project. Then we add the source files to the Project Navigator, which are given to us.


4.1) We select the iSim\_intro1.vhd file, select the simulation option, right click on the “Simulate Behavioral Model” tag in the Processes window, and click run. The following window appears:




As per the problem statement, we click on input1 and change force constant to 1. We repeat the same for input2 and change force constant to 0. Then, we change the time to 100ns and press “run”. We obtain the following results:




We can see that the output to the inputs 1 and 0 result to 0. Test runs with inputs 0 and 0 provide the following:



Testing with inputs 1 and 1 provide the following results:



These results originate from the following code:



We see the following line in line 20:

“output <= input1 and input2;”


Hence, we can see from the code that this is the implementation of an “AND” gate, which explains the results we see in the simulation:

1 AND 0 => 0

0 AND 0 => 0


1 AND 1 => 1

4.2) Now we move on to the file iSim\_intro2.vhd. We are given the following code:




In line 20, we see the following line of code: “output <= input1 + input2”. Therefore, we can see that we are dealing with an “Adder”.


We follow the same steps as before and run “Simulate Behavioral Model”, and obtain the following window initially:



As per the problem statement, “FF” is entered into Force constant dialog box of input1 (value radix set to hexadecimal) and “255” is entered in Force dialog box of input2 (value radix set to signed decimal). Time is set to 100ns and the code is run. We obtain the following results:




As per the code, the hexadecimal and decimal inputs are converted to binary and the 8-bit inputs are being added to obtain the 8-bit output. Since, in bit operations,  $1+1 = 10$ , we take 0 as output of operation and carry forward the 1 to the next bit operation. The result of continuing this operation is 11111110. However, our result is 8-bit long so the last bit is truncated, and the final output is 11111110. When we add “FF” with the 8-bit array 00000000, we find the following:




For each operation,  $1+0 = 1$ . Hence, the result of 11111111 and 00000000 is 11111111.

4.3) iSim\_intro3.vhd contains the implementation of an “XOR” gate using the formula “ $(\text{input1} \& (!\text{input2})) | ((!\text{input1}) \& \text{input2})$ ”. We are provided with the following code:




However, there is a bug in the code. We can spot this bug in line 24. The keyword “not” is missing in front of input1. Consequently, we change “internal\_sig2<=input1 and input2;” to “not internal\_sig2<=input1 and input2;” If we left line 24 as before, the implementation would be “ $(\text{input1} \& (!\text{input2})) | ((\text{input1}) \& \text{input2})$ ”, which is not the “XOR” gate. This circuit would create high output for 2 high input signals, or high input1 and low input2. Instead, we require high output for high input1 and low input2 or vice versa, and low output when both inputs are simultaneously high or simultaneously low.

The code looks like this after the changes:




After running the simulation, we obtain the following results for provided inputs:


Inputs: 0 and 0, output: 0




Inputs: 1 and 0, output: 1



Inputs: 0 and 1, output: 1



Inputs: 1 and 1, output: 0



These results are consistent with the implementation of an XOR logic gate.

To see what is actually happening, let us focus on the following snippet of code:

```
internal_sig1<=input1 and not input2;  
internal_sig2<= not input1 and input2;  
output<=internal_sig1 or internal_sig2;
```

Let's say we have inputs input1 = 1 and input2 = 0. We can break down the process as follows:

not input2 = 1

input1 and not input2 = 1 and 1 = 1 = internal\_sig1

not input1 = 0

not input1 and input2 = 0 and 0 = 0 = internal\_sig2

output = internal\_sig1 or internal\_sig2 = 1 or 0 = 1

The same process as the one above takes place internally for all the inputs. As a result, we obtain the outputs shown in the images provided above.

## Conclusion

In this lab, we obtained a basic introduction to Xilinx ISE, VHDL code and logic circuit simulation. We learned how to create projects and add source files. We also learned how to implement and run code in Xilinx that mimic specific logic circuits or logical units such as AND gate, XOR gate and Adder, and how to analyze code and debug it for semantic errors. We also learned how to provide inputs to the logical unit simulation and analyze the outputs.

## References

[http://fpga-fhu.user.jacobs-university.de/?page\\_id=402](http://fpga-fhu.user.jacobs-university.de/?page_id=402)

<http://fpga-fhu.user.jacobs-university.de/docs/iSim%20Reference.pdf>