

Research 1-71 EE Laboratory  
**CO-521-B Digital Signal Processing Lab**  
Spring 2023

Friday, 10<sup>th</sup> of April 2023  
LAB 5: Digital\_Down\_Converter

**Report by: Prince Lee Muhera**

## **1) Introduction**

In this lab, we use a simulation tool developed by Xilinx to simulate our hardware design. To begin, we quickly acquaint ourselves with the main simulation tool iSim. The objective is to introduce ourselves with Xilinx and understand how it works.

## **2) Circuit Design**

There are no important circuit designs to be presented for this lab.

## **3) VHD files used**

We used the following VHD files in this lab:

1. iSim\_intro1.vhd
2. iSim\_intro2.vhd
3. iSim\_intro3.vhd

These files were provided to us in the lab. Each of the files are coded with different implementations of logic gates in VHD. The iSim\_intro1.vhd is an implementation of an “AND” gate. iSim\_intro2.vhd is the implementation of an “Adder”. And iSim\_intro3.vhd is the implementation of an “XOR” gate using the formula  $(\text{input1} \& (\neg \text{input2})) | (\neg \text{input1}) \& \text{input2}$ .


A summary can be found in the table below:

Nr.	Name	Description
1	iSim_intro1.vhd	AND gate
2	iSim_intro2.vhd	8 Bit Adder
3	iSim_intro3.vhd	XOR gate


## **4) Exercises**

We begin this exercise by learning how to use Xilinx, and how to implement an AND gate. We do this by first opening the Xilinx ISE Project Navigator, and opening a new project. Then we add the source files to the Project Navigator, which are given to us.


4.1) We select the iSim\_intro1.vhd file, select the simulation option, right click on the “Simulate Behavioral Model” tag in the Processes window, and click run. The following window appears:




As per the problem statement, we click on input1 and change force constant to 1. We repeat the same for input2 and change force constant to 0. Then, we change the time to 100ns and press “run”. We obtain the following results:



We can see that the output to the inputs 1 and 0 result to 0. Test runs with inputs 0 and 0 provide the following:



Testing with inputs 1 and 1 provide the following results:



These results originate from the following code:

The screenshot shows the Xilinx ISE Project Navigator interface. The top menu bar includes File, Edit, View, Project, Source, Process, Tools, Window, Layout, and Help. The main window has a toolbar at the top with various icons. On the left, there's a 'Design' view pane showing a project hierarchy for 'SampleProject' with subfolders 'xc3200-SH256' and three files: 'iSim\_intro1.vhd', 'iSim\_intro2.vhd', and 'iSim\_intro3.vhd'. Below this is a 'Processes' pane showing 'iSim\_intro1 - simple' with an 'iSim Simulator' entry. The central area is a code editor displaying the following VHDL code:

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD.LOGIC.ARITH.all;
use IEEE.STD.LOGIC_UNSIGNED.all;
entity iSim_intro1 is
port (
    input1 : in std_logic;
    input2 : in std_logic;
    output : out std_logic
);
end iSim_intro1;
architecture simple of iSim_intro1 is
begin -- simple
    output <= input1 and input2;
end simple;
```

The bottom right corner of the code editor shows 'Ln 16 Col 1 VHDL'. Below the code editor is a 'Design Summary (Mapped)' tab and a 'iSim\_intro1.vhd' tab. At the bottom is a 'Console' window containing the following text:

```
"E:/Xilinx Software/iSim_intro/SampleProject/iSim_intro1_isim_beh.exe" -intstyle ise -gui -tclbatch isim.cmd -wdb "E:/Xilinx Software/iSim_intro/SampleProject/iSim_intro1_isim_beh.wdb"
ISim simulation engine GUI launched successfully
Process "Simulate Behavioral Model" completed successfully
```

At the very bottom are tabs for Console, Errors, Warnings, and Find in File Results.

We see the following line in line 20:

“output <= input1 and input2;”

Hence, we can see from the code that this is the implementation of an “AND” gate, which explains the results we see in the simulation:

1 AND 0 => 0

0 AND 0 => 0

1 AND 1 => 1


4.2) Now we move on to the file iSim\_intro2.vhd. We are given the following code:

The screenshot shows the ISE Project Navigator interface with the following details:


- Title Bar:** ISE Project Navigator (P.20131013) - E:\Xilinx Software\{Sim\_intro}\SampleProject\SampleProject.xise - [iSim\_intro2.vhd]
- Menu Bar:** File, Edit, View, Project, Source, Process, Tools, Window, Layout, Help
- Design View:** Shows a hierarchical tree under "SampleProject" containing "xc3s200-5t236" and three simulation files: "iSim\_intro1 - simple (iSim\_intro1.vhd)", "iSim\_intro2 - simple (iSim\_intro2.vhd)", and "iSim\_intro3 - simple (iSim\_intro3.vhd)".
- Code Editor:** Displays the VHDL code for "iSim\_intro2.vhd". The code defines an entity "iSim\_intro2" with a single port containing two inputs and one output, all as std\_logic\_vector(7 downto 0). It also contains an architecture "simple" which adds the two inputs to produce the output.
- Process List:** Shows "Processes: iSim\_intro2 - simple" with options: ISim Simulator, Behavioral Check Syntax, Simulate Behavioral Model.
- Bottom Navigation:** Includes tabs for Start, Design, Files, Libraries, and Design Summary (Mapped). The "Design Summary (Mapped)" tab is active.
- Console:** Displays the message: "Process \"Simulate Behavioral Model\" completed successfully" and "Started : \"Launching ISE Text Editor to edit iSim\_intro2.vhd\"."
- Bottom Status Bar:** Shows "Ln 16 Col 1 VHDL".

In line 20, we see the following line of code: “output <= input1 + input2”. Therefore, we can see that we are dealing with an “Adder”.


We follow the same steps as before and run “Simulate Behavioral Model”, and obtain the following window initially:



As per the problem statement, “FF” is entered into Force constant dialog box of input1 (value radix set to hexadecimal) and “255” is entered in Force dialog box of input2 (value radix set to signed decimal). Time is set to 100ns and the code is run. We obtain the following results:




As per the code, the hexadecimal and decimal inputs are converted to binary and the 8-bit inputs are being added to obtain the 8-bit output. Since, in bit operations,  $1+1 = 10$ , we take 0 as output of operation and carry forward the 1 to the next bit operation. The result of continuing this operation is 11111110. However, our result is 8-bit long so the last bit is truncated, and the final output is 11111110. When we add “FF” with the 8-bit array 00000000, we find the following:



For each operation,  $1+0 = 1$ . Hence, the result of 1111111 and 0000000 is 1111111.

4.3) iSim\_intro3.vhd contains the implementation of an “XOR” gate using the formula “ $(\text{input1} \& (\neg \text{input2})) | ((\neg \text{input1}) \& \text{input2})$ ”. We are provided with the following code:



```


library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
entity iSim_intro3 is
    port (
        input1 : in std_logic;
        input2 : in std_logic;
        output : out std_logic
    );
end iSim_intro3;
architecture simple of iSim_intro3 is
begin -- simple
    internal_sig1 <= input1 and not input2;
    internal_sig2 <= input1 and input2;
    output <= internal_sig1 or internal_sig2;
end simple;

```

The screenshot shows the Xilinx ISE Project Navigator interface. The top menu bar includes File, Edit, View, Project, Source, Process, Tools, Window, Layout, and Help. The left sidebar has sections for Design, View, Implementation, Simulation, Behavioral, Hierarchy, and Libraries. Under Behavioral, there is a tree view for SampleProject, xc3200-5f256, iSim\_intro1 - simple (iSim\_intro1.vhd), iSim\_intro2 - simple (iSim\_intro2.vhd), and iSim\_intro3 - simple (iSim\_intro3.vhd). The main workspace displays the VHDL code for iSim\_intro3.vhd. Below the code editor is a tab bar with iSim\_intro1.vhd, iSim\_intro2.vhd, and iSim\_intro3.vhd. At the bottom, there is a Console window showing the message "Process 'Simulate Behavioral Model' completed successfully". The status bar at the bottom right indicates "Ln 16 Col 1 VHDL".

However, there is a bug in the code. We can spot this bug in line 24. The keyword “not” is missing in front of input1. Consequently, we change “internal\_sig2<=input1 and input2;” to “not internal\_sig2<=input1 and input2;” If we left line 24 as before, the implementation would be “ $(\text{input1} \& (\neg \text{input2})) | ((\neg \text{input1}) \& \text{input2})$ ”, which is not the “XOR” gate. This circuit would create high output for 2 high input signals, or high input1 and low input2. Instead, we require high output for high input1 and low input2 or vice versa, and low output when both inputs are simultaneously high or simultaneously low.

The code looks like this after the changes:



```


library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
entity iSim_intro3 is
    port (
        input1 : in std_logic;
        input2 : in std_logic;
        output : out std_logic
    );
end iSim_intro3;
architecture simple of iSim_intro3 is
begin -- simple
    internal_sig1 <= input1 and not input2;
    internal_sig2 <= not input1 and input2;
    output <= internal_sig1 or internal_sig2;
end simple;

```


This screenshot shows the same ISE Project Navigator interface as the previous one, but the code in iSim\_intro3.vhd has been corrected. Line 24 now includes the missing "not" keyword, changing it to "internal\_sig2 <= not input1 and input2;". The rest of the code remains the same, defining the entity and architecture, and connecting the inputs to the output via intermediate signals.

After running the simulation, we obtain the following results for provided inputs:


Inputs: 0 and 0, output: 0




Inputs: 1 and 0, output: 1



Inputs: 0 and 1, output: 1



Inputs: 1 and 1, output: 0



These results are consistent with the implementation of an XOR logic gate.

To see what is actually happening, let us focus on the following snippet of code:

```
internal_sig1<=input1 and not input2;
internal_sig2<= not input1 and input2;
output<=internal_sig1 or internal_sig2;
```

Let's say we have inputs  $\text{input1} = 1$  and  $\text{input2} = 0$ . We can break down the process as follows:

$\text{not input2} = 1$

$\text{input1 and not input2} = 1 \text{ and } 1 = 1 = \text{internal\_sig1}$

$\text{not input1} = 0$

$\text{not input1 and input2} = 0 \text{ and } 0 = 0 = \text{internal\_sig2}$

$\text{output} = \text{internal\_sig1 or internal\_sig2} = 1 \text{ or } 0 = 1$

The same process as the one above takes place internally for all the inputs. As a result, we obtain the outputs shown in the images provided above.

## Conclusion

In this lab, we obtained a basic introduction to Xilinx ISE, VHDL code and logic circuit simulation. We learned how to create projects and add source files. We also learned how to implement and run code in Xilinx that mimic specific logic circuits or logical units such as AND gate, XOR gate and Adder, and how to analyze code and debug it for semantic errors. We also learned how to provide inputs to the logical unit simulation and analyze the outputs.

## References

[http://fpga-fhu.user.jacobs-university.de/?page\\_id=402](http://fpga-fhu.user.jacobs-university.de/?page_id=402)

<http://fpga-fhu.user.jacobs-university.de/docs/iSim%20Reference.pdf>