LIZARD - KD024 | HOST / PANEL INTERFACES

v0.1-review.1 | ENGINEERING HOLD | ERC / DRC NOT RUN

J1

FH34SRJ-24S-0.5SH(50)



FFC identity mapping is a conditional design assumption.

Never power an unverified cable. LEDA / LEDK stay NC.

H1 / H2: bottom mating, manual fit / assembly DNP.

DSI lanes: only D0 and CK. No D1 or backlight nets.

J2

502598-4593



BIAS SUBSHEET

power_bias.kicad_sch

LOGIC SUBSHEET

logic_control.kicad_sch

IM0 = IM1 = 0; MTP = GND.

Pins 18-29 on J2: intentionally NC.

H1

MANUAL: 1x13 pass-through



DNP / NOT ASSEMBLED

H2

MANUAL: 1x05 pass-through



DNP / NOT ASSEMBLED

C18

1uF 10V X7R

C19

0.1uF 10V X7R

C20

1uF 10V X7R

C21

0.1uF 10V X7R

C22

1uF 10V X7R

C23

1uF 10V X7R

MH1

M2 NPTH 2.2

MH2

M2 NPTH 2.2

MH3

M2 NPTH 2.2

MH4

M2 NPTH 2.2

FID1

FID 1mm / 2mm mask

FID2

FID 1mm / 2mm mask



Generated from the same pin/net model as the editable schematic; NOT kicad-cli output. Native ERC/DRC not run.

LIZARD - KD024 | 5 V PREREGULATOR / TPS65631 BIAS

v0.1-review.1 | ENGINEERING HOLD | ERC / DRC NOT RUN

L1
4.7uH XFL4020-472MEC

U2: 0.8 * (1 + 34.8k / 10k) = 3.584 V nominal

Do not apply host 5 V to U1 directly.

U2
TLV76701DRVR

R1
0R 0603

U1
TPS65631DPDR



R9
0R 0603 Kelvin



R3
34.8k 1%

R5
10k 1%

L2
4.7uH XFL4020-472MEC

R5 = 10k: bias defaults OFF.

R9: Kelvin sense from C9 positive to FBS.

R4
10k 1%

C5
10uF 10V X7R

C7
0.1uF 10V X7R

C9
10uF 10V X7R

C1
10uF 10V X7R

C2
0.1uF 10V X7R

C6
10uF 10V X7R

C8
0.1uF 10V X7R

C10
10uF 10V X7R

C3
10uF 10V X7R

C4
0.1uF 10V X7R

C12
0.1uF 10V X7R

C11
10uF 10V X7R

TP1
VBUS_5V

TP2
BIAS_IN_3V6

TP3
ELVDD

TP4
ELVSS

TP7
LCD_EN

U1 defaults: +4.6 V / -4.0 V. Panel vendor must approve before CTRL is driven HIGH.

LIZARD - KD024 | 1.8 V LOGIC / RESET / TEST ACCESS

v0.1-review.1 | ENGINEERING HOLD | ERC / DRC NOT RUN

PD8 3.3 V -> U4 at 1.8 V -> RESX; input tolerant.

VCI is separate from LCD_EN; no bias pulses on VCI.

U3
TLV75518PDBVR

U4
SN74LVC1G17DBVR

R2
0R 0603

R6
100k 1%

R7
100k 1%

C13
4.7uF 10V X7R

C14
0.1uF 10V X7R

C17
0.1uF 10V X7R

R8
0R DNP

DNP / NOT ASSEMBLED

R8 DNP: panel SWIRE is an OUTPUT, not a host input.

TE and TE1 are probe-only. No DSI probe stubs.

C15
4.7uF 10V X7R

C16
0.1uF 10V X7R



TP5
VDDIO_1V8

TP6
PANEL_VCI_3V3



TP8
PANEL_TE1

TP9
PANEL_TE

TP10
PANEL_SWIRE

TP11
PANEL_RESET_1V8

TP12
GND

Rail sequencing and RM690B0 initialization require a panel-approved MIPI procedure.