

# Boyi Li-Vera

boyi.li0501@gmail.com | [linkedin.com/in/boyi-livera](https://linkedin.com/in/boyi-livera) | [github.com/Leebboy0](https://github.com/Leebboy0)

---

ECE graduate student (graduating Dec 2026) with hands-on experience in RTL design, HLS-based FPGA implementation, and hardware verification using SystemVerilog and Vitis HLS. Seeking full-time roles in Design Verification, RTL Design, or Hardware Engineering.

---

## EDUCATION

<b>University of California, Irvine</b> M.S. Electrical & Computer Engineering	Expected Dec 2026
<b>University of California, Riverside</b> B.S. Electrical Engineering   Minor in Computer Science <b>Coursework:</b> Computer Architecture, SOC Design, Heterogeneous Integration Systems, Analog IC Design	June 2024

## TECHNICAL SKILLS

**RTL & Verification:** SystemVerilog, Verilog, RTL design, testbenches, SVA assertions, waveform debugging  
**EDA & Tools:** Vitis HLS, ModelSim, Verilator, Icarus Verilog, Xilinx Vivado, Cadence Virtuoso / Spectre, Yosys  
**Scripting & Automation:** Python, C++, TCL, Jupyter

---

## EXPERIENCE

<b>Quality Engineer Intern — Panasonic Avionics</b> Irvine, CA	June – Sept 2025
<ul style="list-style-type: none"><li>Automated four hardware quality workflows in Python, reducing processing time by 40% and improving traceability across hardware qualification records.</li><li>Collaborated with cross-functional teams on avionics hardware qualification including documentation review, data validation, and compliance tracking.</li></ul>	

## PROJECTS

<b>FPGA Neural Network Accelerator — Vitis HLS / C++ / Python</b> AMD KR260 FPGA   EECS 221 Course Project   <a href="https://github.com/Leebboy0/EECS221-HLS">github.com/Leebboy0/EECS221-HLS</a>	2025
<ul style="list-style-type: none"><li>Implemented a multilayer perceptron (MLP) for MNIST digit classification on the AMD KR260 FPGA using Vitis HLS; trained and quantized the model in Python, then wrote C++ HLS source synthesized to RTL.</li><li>Developed a C++ testbench to validate functional correctness pre- and post-synthesis, applying HLS pragmas to optimize pipeline latency and resource utilization.</li></ul>	
<b>RV32I Single-Cycle CPU — Verilog / SystemVerilog</b> <a href="https://github.com/Leebboy0">github.com/Leebboy0</a>   Self-directed project	2025
<ul style="list-style-type: none"><li>Designed a 32-bit RV32I processor including ALU, control unit, register file, and memory interfaces; developed SystemVerilog testbenches to verify instruction execution and control flow.</li><li>Caught edge cases in branch and load/store instructions via directed testing and waveform-based debugging; validated cycle-accurate functionality across the full RV32I base ISA.</li></ul>	

<b>45nm CMOS Op-Amp Design — Cadence Virtuoso</b> Cadence Spectre simulation   Graduate coursework	Dec 2024
<ul style="list-style-type: none"><li>Designed a three-stage CMOS op-amp achieving 350 MHz GBW, &gt;60° phase margin, and 3.5 Vpp output swing at 12 mW power consumption.</li><li>Iterated on transistor sizing and frequency compensation networks in Cadence Virtuoso with Spectre simulation to meet all performance targets.</li></ul>	