# Verilog Lab #1

Due date: 05/15 23:59

#### Overview

Lab 1 is a baby project that teaches you the basics of Verilog language. You are going to learn how to write a Verilog code and how to simulate it. In Lab1, you are required to implement an Arithmetic Logic Unit (ALU) by using Verilog language. You should submit your ALU.v code through KLMS until the due date. Good luck and have fun!

### **Files**

You are given two files and You only need to change ALU.v. You do not need to change TB.v.

- 1. ALU.v: This is where you implement the ALU module.
- 2. TB.v: A Testbench file which you can test and grade your ALU module.

## **ALU Design**

- 1. Inputs and outputs are 16-bit signed binary numbers.
- 2. Operation selection signals are 3-bit binary numbers. Those are defined in TB.v like ADD\_SEL, SUB\_SEL...
- 3. Overflow must be detected. For Add & Sub operation, the ALU should be able to handle overflow. Cout must be one if overflow happens; otherwise, Cout should be zero.

## Simulation output & Grading

The TA will grade your lab assignment with TB.v, which is already given to you. If you pass all the tests in TB.v, you will get a full score. Your score is determined by how many tests you pass. If you pass the all the tests in TB, you can have the same output screen like TA did shown below. If you have any question, please contact to TA Je Yang (yangje@kaist.ac.kr)

	<b>9</b> .	TEST	Sub-1 :	TEST	Nor-1 :
TEST	Add-1 :	PASSED		PASSED	
PASSED		TEST	Sub-2 :	TEST	Nor-2:
TEST	Add-2 :	PASSED		PASSED	
PASSED		TEST	Sub-3 :	TEST	Not-1:
TEST	Add-3 :	PASSED		PASSED	
PASSED		TEST	Sub-4 :	TEST	Not-2:
TEST	Add-4 :	PASSED	30b + .	PASSED	
PASSED		TEST	Sub-5 :	TEST	Not-3:
TEST	Add-5 :	PASSED	Sub-S .	PASSED	
PASSED		TEST	Sub-6 :	TEST	Lrs-l:
TEST	Add-6 :		Sub-6 :	PASSED	
PASSED		PASSED	out a c	TEST	Lrs-2 :
TEST	Add-7 :	TEST	Sub-7 :	PASSED	
PASSED		PASSED		TEST	Lrs-3 :
TEST	Add-8 :	TEST	Nand-1 :	PASSED	
PASSED		PASSED		TEST	Lrs-4 :
TEST	Add-9 :	TEST	Nand-2 :	PASSED	
PASSED		PASSED		Passed = 27,	Failed = 0