Sequential Processor Design

'22H2

송인식

Outline

- Logic Design
- Datapath
- Control


Introduction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine two RISC-V implementations
 - A simplified version
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: 1d, sd
 - Arithmetic/logical: add, sub, and, or
 - Control transfer: beq


Instruction Execution

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch comparison
 - Access data memory for load/store
 - PC ← target address or PC + 4


CPU Overview



Multiplexers



Control



Logic Design Basics

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store information


Combinational Elements

AND-gate

$$- Y = A & B$$


Multiplexer

$$- Y = S ? I1 : I0$$




Adder

$$- Y = A + B$$




Arithmetic/Logic Unit

$$- Y = F(A, B)$$




Sequential Elements

- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1




Sequential Elements

- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later



Clocking Methodology

- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period




Outline

- Logic Design
- Datapath
- Control

Building a Datapath


- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a RISC-V datapath incrementally
 - Refining the overview design

Instruction Fetch



R-Format Instructions


- Read two register operands
- Perform arithmetic/logical operation
- Write register result



a. Registers b. ALU

Load/Store Instructions

- Read register operands
- Calculate address using 12-bit offset
 - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory




a. Data memory unit

b. Immediate generation unit

Branch Instructions

- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 1 place (halfword displacement)
 - Add to PC value
 - Already calculated by instruction fetch


Branch Instructions




Composing the Elements

- First-cut data path does an instruction in one clock cycle
 - Each datapath element can only do one function at a time
 - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions

R-Type/Load/Store Datapath



Full Datapath



Outline

- Logic Design
- Datapath
- Control

ALU Control

- ALU used for
 - Load/Store: F = add
 - Branch: F = subtract
 - R-type: F depends on opcode

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract

ALU Control

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

Instruction opcode	ALUOp	Operation	Funct7 field	Funct3 field	Desired ALU action	ALU control input
ld	00	load doubleword	XXXXXXX	XXX	add	0010
sd	00	store doubleword	XXXXXXX	XXX	add	0010
beq	01	branch if equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
R-type	10	sub	0100000	000	subtract	0110
R-type	10	and	0000000	111	AND	0000
R-type	10	or	0000000	110	OR	0001

ALU Control

• The truth table for the 4 ALU control bits (called Operation)


AL	U O p	Funct7 field							Funct3 field			
ALUOpi	ALUOp0	I[31]	I[30]	I [29]	I[28]	I[27]	I[26]	I[25]	I[14]	I[13]	I[12]	Operation
0	0	Х	Χ	Χ	Х	Х	Х	Χ	Χ	Х	Х	0010
Х	1	Х	Х	Χ	Х	Х	Х	Х	Х	Х	Х	0110
1	X	0	0	0	0	0	0	0	0	0	0	0010
1	X	0	1	0	0	0	0	0	0	0	0	0110
1	X	0	0	0	0	0	0	0	1	1	1	0000
1	X	0	0	0	0	0	0	0	1	1	0	0001

The Main Control Unit

- Control signals derived from instruction
- The four instruction classes (arithmetic, load, store, and conditional branch) use four different instruction formats.

Name							
(Bit position	n) 31:25	24:20	19:15	14:12	11:7	6:0	
(a) R-type	funct7	rs2	rs1	funct3	rd	opcode	
				1			
(b) I-type	immediate[11:0]		rs1 funct3		rd	opcode	
(c) S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	
(d) SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	

Datapath With Control



The Effects of the Control Signals


Signal name	Effect when deasserted	Effect when asserted
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, 12 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.

Setting Control Lines

 The setting of the control lines is completely determined by the opcode fields of the instruction.

Instruction		Memto- Reg				Branch	ALUOp1	ALUOp0
R-format	0	0	1	0	0	0	1	0
ld	1	1	1	1	0	0	0	0
sd	1	Х	0	0	1	0	0	0
beq	0	Х	0	0	0	1	0	1


R-Type Instruction



R-Type Instruction

- For example, add \$x1, \$x2, \$x3
- Four steps to execute the instruction in one clock cycle
 - 1. The instruction is fetched, and the PC is incremented
 - 2. Registers \$x2 and \$x3 are read from the register file. Also, the main control unit computes the setting of the control lines during this step
 - 3. The ALU operates on the data read from the register file, using the function code (bits 5:0, functfield) to generate the ALU function
 - 4. The result from the ALU is written into the register file using bits 15:11 of the instruction to select the destination register (\$x1)


Load Instruction



Load Instruction

- For example, ld \$x1, offset(\$x2)
- Five steps to execute the instruction in one clock cycle
 - 1. Instruction is fetched from the instruction memory and PC is Incremented
 - 2. Register (\$x2) value is read from the register file
 - ALU computes the sum of the value read from register file and sign-extended offset
 - 4. Sum from ALU is used as the address for the data memory
 - 5. Data from the memory unit is written into register file. Register destination is given by bits 20:16 of the instruction (\$x1)

BEQ Instruction



BEQ Instruction

- For example, beq \$x1, \$x2, offset
- Four steps to execute the instruction in one clock cycle
 - 1. An instruction is fetched from instruction memory and PC is incremented
 - 2. Register (\$x2) value is read from the register file
 - 3. ALU performs a subtract on the data values read from the register file. PC + 4 is added to sign-extended offset shifted left by two; result is branch target address
 - 4. Zero result from ALU is used to decide which adder result to store into PC

Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining

Questions?