



```

Verilog v+
lab7_part_1.v
267
268

module RAM (KEY_SW, HEX0, HEX2, HEX4, HEX5);
    input [0:9] KEY;
    input [0:9] HEX;
    output [0:9] HEX0, HEX2, HEX4, HEX5;
    wire [1:0] q;
    RAM32x4 RAM;
    .address(sw[8:4]),
    .clock(KEY[0]),
    .data(sw[3:0]),
    .write_en(KEY[4]),
    .q(q);
endmodule

HEX From_address(
    .HEX0(sw[8:4]),
    .HEX5);
HEX From_data(
    .HEX0(sw[3:0]),
    .HEX2);
HEX From_write_en(
    .HEX0(KEY[4]),
    .HEX1);
HEX From_data(
    .HEX0(sw[3:0]),
    .HEX2);
HEX From_memory_data(
    .HEX0(q),
    .HEX0);
endmodule

module hex0(hex0, q);
    input [0:9] KEY;
    output [0:9] HEX0;
    assign HEX0[0] = (KEY[0] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
    assign HEX0[1] = (KEY[1] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
    assign HEX0[2] = (KEY[2] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
    assign HEX0[3] = (KEY[3] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
    assign HEX0[4] = (KEY[4] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
    assign HEX0[5] = (KEY[5] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
    assign HEX0[6] = (KEY[6] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
    assign HEX0[7] = (KEY[7] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
    assign HEX0[8] = (KEY[8] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
    assign HEX0[9] = (KEY[9] & q[0] & q[1] & q[2] & q[3] & q[4] & q[5] & q[6] & q[7] & q[8] & q[9]);
endmodule

```









