Міністерство освіти і науки України Національний університет «Львівська політехніка»

Кафедра ЕОМ



до лабораторної роботи № 3


з дисципліни «Моделювання комп'ютерних систем» на тему:

«Поведінковий опис цифрового автомата Перевірка роботи автомата за допомогою стенда Elbert V2 – Spartan 3A FPGA»

Варіант №2

Виконав: ст. гр. КІ-201 Бовтач О.М Прийняв: Козак Н. Б. **Мета роботи**: На базі стенда реалізувати цифровий автомат для обчислення значення виразів.

Виконання роботи:



Puc. 1 – Top Level

```
Файл ACC.vhd
   2. -- Company:
   3. -- Engineer:
   4. --
   5. -- Create Date:
                          17:16:45 04/29/2024
   6. -- Design Name:
                          ACC - Behavioral
   7. -- Module Name:
   8. -- Project Name:
   9. -- Target Devices:
   10. -- Tool versions:
   11. -- Description:
   12. --
   13. -- Dependencies:
   14. --
   15. -- Revision:
   16. -- Revision 0.01 - File Created
   17. -- Additional Comments:
   18. --
   20. library IEEE;
   21. use IEEE.STD_LOGIC_1164.ALL;
   23. -- Uncomment the following library declaration if using
   24. -- arithmetic functions with Signed or Unsigned values
   25. --use IEEE.NUMERIC_STD.ALL;
   27. -- Uncomment the following library declaration if instantiating
   28. -- any Xilinx primitives in this code.
   29. --library UNISIM;
```

```
30. --use UNISIM.VComponents.all;
31.
32. entity ACC is
                   : in STD_LOGIC;
33.
       Port ( WR
34.
              RESET : in STD_LOGIC;
35.
              CLK : in STD_LOGIC;
36.
              INPUT : in STD_LOGIC_VECTOR (7 downto 0);
              OUTPUT : out STD_LOGIC_VECTOR (7 downto 0));
37.
38. end ACC;
39.
40. architecture ACC_arch of ACC is
       signal DATA : STD LOGIC VECTOR (7 downto 0);
42. begin
43.
       process (CLK)
44.
       begin
45.
           if rising edge(CLK) then
                if RESET = '1' then
46.
                   DATA <= (others => '0');
47.
                elsif WR = '1' then
48.
                   DATA <= INPUT;
49.
50.
                end if;
51.
           end if;
52.
       end process;
53.
54.
       OUTPUT <= DATA;
55.
56.
57. end ACC_arch;
```

```
Файл ALU.vhd
   1. - Company:
   2. -- Engineer:
   3. --
   4. -- Create Date:
                       11:09:43 05/07/2024
   5. -- Design Name:
   6. -- Module Name:
                         C:/Users/User/Documents/Lab 3 v6/ACCTest.vhd
   7. -- Project Name: Lab_3_Example
   8. -- Target Device:
   9. -- Tool versions:
   10. -- Description:
   11. --
   12. -- VHDL Test Bench Created by ISE for module: ACC
   13. --
   14. -- Dependencies:
   15. --
   16. -- Revision:
   17. -- Revision 0.01 - File Created
   18. -- Additional Comments:
   19. --
   20. -- Notes:
   21. -- This testbench has been automatically generated using types std_logic and
   22. -- std logic vector for the ports of the unit under test. Xilinx recommends
   23. -- that these types always be used for the top-level I/O of a design in order
   24. -- to guarantee that the testbench will bind correctly to the post-implementation
   25. -- simulation model.
   27. LIBRARY ieee;
   28. USE ieee.std_logic_1164.ALL;
   30. -- Uncomment the following library declaration if using
   31. -- arithmetic functions with Signed or Unsigned values
   32. --USE ieee.numeric_std.ALL;
   33.
   34. ENTITY ACCTEST IS
```

```
35. END ACCTest;
37. ARCHITECTURE behavior OF ACCTest IS
38.
39.
        -- Component Declaration for the Unit Under Test (UUT)
40.
        COMPONENT ACC
41.
42.
        PORT(
43.
             WR : IN std logic;
             RESET : IN std_logic;
44.
45.
             CLK : IN std_logic;
             INPUT : IN std_logic_vector(7 downto 0);
46.
47.
             OUTPUT : OUT std logic vector(7 downto 0)
48.
49.
        END COMPONENT;
50.
51.
       --Inputs
52.
       signal WR : std_logic := '0';
53.
       signal RESET : std_logic := '0';
54.
55.
       signal CLK : std_logic := '0';
56.
       signal INPUT : std_logic_vector(7 downto 0) := (others => '0');
57.
58.
           --Outputs
59.
       signal OUTPUT : std_logic_vector(7 downto 0);
60.
       -- Clock period definitions
61.
62.
      constant CLKP: time := 2 ps;
63.
64. BEGIN
65.
66.
           -- Instantiate the Unit Under Test (UUT)
67.
      uut: ACC PORT MAP (
68.
              WR => WR,
              RESET => RESET,
69.
70.
              CLK => CLK,
              INPUT => INPUT,
71.
72.
              OUTPUT => OUTPUT
73.
            );
74.
75.
       -- Clock process definitions
76.
      CLK_process :process
77.
      begin
                   CLK <= '0';
78.
79.
                   wait for CLKP/2;
80.
                   CLK <= '1';
81.
                   wait for CLKP/2;
82.
      end process;
83.
84.
85.
       -- Stimulus process
86.
       stim_proc: process
87.
       begin
88.
                   RESET <= '1';
89.
          wait for 4 * CLKP;
                   RESET <= '0';
90.
                   WR <= '0';
INPUT <= "00001111";
91.
92.
93.
                   wait for CLKP;
                   assert OUTPUT = "00000000" severity failure;
94.
                   WR <= '1';
95.
96.
                   wait for CLKP;
                   assert OUTPUT = "00001111" severity failure;
97.
98.
                   INPUT <= "11110000";</pre>
                   wait for CLKP;
99.
                          assert OUTPUT = "11110000" severity failure;
100.
```

```
101.

102. wait;

103. end process;

104.

105. END;
```

```
Файл CPU.vhd

    library IEEE;

   use IEEE.STD LOGIC 1164.ALL;
   3.
   4.
   5. entity CPU is
               port( ENTER_OP1 : IN STD_LOGIC;
   6.
                               ENTER_OP2 : IN STD_LOGIC;
   7.
   8.
                               CALCULATE : IN STD LOGIC;
   9.
                               RESET : IN STD_LOGIC;
   10.
                               CLOCK : IN STD_LOGIC;
   11.
                               RAM_WR : OUT STD_LOGIC;
                               RAM_ADDR : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
   12.
                               CONST : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
   13.
   14.
                               ACC_WR : OUT STD_LOGIC;
                               ACC_RST : OUT STD_LOGIC;
   15.
   16.
                               IN_SEL : OUT STD_LOGIC_VECTOR(1 downto 0);
                               OP : OUT STD LOGIC VECTOR(1 DOWNTO 0));
   17.
   18. end CPU;
   19.
   20. architecture CPU arch of CPU is
   21.
              STATE_TYPE is (RST, IDLE, LOAD_OP1, LOAD_OP2, RUN_CALC0, RUN_CALC1,
   22. type
       RUN_CALC2, RUN_CALC3, RUN_CALC4, FINISH);
   23. signal CUR STATE : STATE TYPE;
   24. signal NEXT_STATE : STATE_TYPE;
   25.
   26. begin
   27.
               SYNC_PROC: process (CLOCK)
   28.
          begin
   29.
              if (rising edge(CLOCK)) then
   30.
                 if (RESET = '1') then
                    CUR_STATE <= RST;</pre>
   31.
   32.
                 else
   33.
                    CUR_STATE <= NEXT_STATE;</pre>
   34.
                 end if;
   35.
             end if;
   36.
          end process;
   37.
   38.
               NEXT_STATE_DECODE: process (CLOCK, ENTER_OP1, ENTER_OP2, CALCULATE)
   39.
   40.
          begin
   41.
              NEXT_STATE <= CUR_STATE;</pre>
   42.
   43.
                       case(CUR_STATE) is
   44.
                               when RST =>
   45.
                                      NEXT_STATE <= IDLE;</pre>
   46.
                               when IDLE
                                       if (ENTER OP1 = '1') then
   47.
                                              NEXT STATE <= LOAD OP1;
   48.
                                       elsif (ENTER OP2 = '1') then
   49.
                                              NEXT_STATE <= LOAD_OP2;</pre>
   50.
   51.
                                       elsif (CALCULATE = '1') then
                                              NEXT_STATE <= RUN_CALC0;</pre>
   52.
   53.
                                       else
                                              NEXT_STATE <= IDLE;</pre>
   54.
                                       end if;
   55.
```

```
56.
                           when LOAD OP1 =>
                                   NEXT_STATE <= IDLE;</pre>
57.
58.
                           when LOAD OP2 =>
59.
                                   NEXT STATE <= IDLE;</pre>
60.
                           when RUN_CALC0 =>
61.
                                   NEXT_STATE <= RUN_CALC1;</pre>
62.
                           when RUN CALC1 =>
63.
                                   NEXT_STATE <= RUN_CALC2;</pre>
64.
                           when RUN CALC2 =>
                                   NEXT_STATE <= RUN_CALC3;</pre>
65.
66.
                           when RUN CALC3 =>
                                   NEXT STATE <= RUN_CALC4;
67.
68.
                           when RUN CALC4 =>
69.
                                   NEXT_STATE <= FINISH;</pre>
70.
                           when FINISH =>
                                   NEXT_STATE <= FINISH;</pre>
71.
72.
                           when others
73.
                                   NEXT_STATE <= IDLE;</pre>
74.
                   end case;
75.
       end process;
76.
77.
           OUTPUT_DECODE: process (CUR_STATE)
78.
           begin
79.
                   case (CUR_STATE) is
80.
                           when RST =>
                                   RAM_WR <= '0';
81.
                                   RAM_ADDR <= "00";
82.
                                   CONST <= "00000000";
83.
84.
                                   ACC WR <= '0';
                                   ACC_RST <= '1';
85.
                                   IN_SEL <= "00";
86.
                                   OP <= "00";
87.
88.
                           when LOAD OP1 =>
                                   RAM_WR <= '1';</pre>
89.
                                   RAM_ADDR <= "00";
90.
                                   CONST <= "00000000";
91.
92.
                                   ACC WR <= '0';
                                   ACC_RST <= '1';
93.
                                   IN_SEL <= "00";
94.
                                   OP <= "00";
95.
96.
                           when LOAD OP2 =>
                                   RAM_WR <= '1';
97.
                                   RAM_ADDR <= "01";
98.
                                   CONST <= "00000000";
99.
                                           ACC WR <= '0';
100.
                                           ACC_RST <= '1';
101.
                                           IN_SEL <= "00";
102.
                                           OP <= "00";
103.
104.
                                   when RUN_CALC0 =>
                                           RAM_WR <= '0';
105.
                                           RAM_ADDR <= "00";
106.
                                           CONST <= "00000000";
107.
                                           ACC WR <= '1';
108.
                                           ACC_RST <= '0';
109.
                                           IN_SEL <= "01";
110.
                                           OP <= "00";
111.
                                   when RUN_CALC1 =>
112.
                                           113.
                                           RAM_ADDR <= "01";
114.
                                           CONST <= "00000000";
115.
                                           ACC WR <= '1';
116.
                                           ACC_RST <= '0';
117.
                                           IN_SEL <= "01";
118.
                                           OP <= "11";
119.
                                   when RUN CALC2 =>
120.
                                           RAM_WR <= '0';
121.
```

```
RAM_ADDR <= "01";
122.
                                           CONST <= "00000000";
123.
                                           ACC_WR <= '1';
124.
125.
                                           ACC RST <= '0';
                                           IN_SEL <= "01";
126.
                                           OP <= "01";
127.
128.
                                   when RUN CALC3 =>
                                           RAM WR <= '0';
129.
                                           RAM_ADDR <= "01";
130.
                                           CONST <= "00001010";
131.
                                           ACC WR <= '1';
132.
                                           ACC RST <= '0';
133.
                                           IN SEL <= "10";
134.
                                          OP <= "01";
135.
                                   when RUN CALC4 =>
136.
137.
                                          RAM WR <= '0';
                                           RAM_ADDR <= "00";
138.
                                           CONST <= "00000011";
139.
                                           ACC_WR <= '1';
140.
                                           ACC_RST <= '0';
141.
                                           IN_SEL <= "10";
142.
143.
                                           OP <= "10";
                                   when IDLE =>
144.
                                           RAM_WR <= '0';
145.
                                           RAM_ADDR <= "00";
146.
                                           CONST <= "00000000";
147.
148.
                                           ACC_WR <= '0';
                                           ACC RST <= '0';
149.
                                           IN_SEL <= "00";
150.
                                          OP <= "00";
151.
                                   when others =>
152.
153.
                                          RAM WR <= '0';
                                           RAM ADDR <= "00";
154.
                                           CONST <= "00000000";
155.
                                           ACC_WR <= '0';
156.
                                           ACC_RST <= '0';
157.
                                           IN SEL <= "00";
158.
                                           OP <= "00";
159.
160.
                           end case;
161.
              end process;
162.
           end CPU_arch;
```

```
Файл MUX.vhd

    library IEEE;

   2. use IEEE.STD_LOGIC_1164.ALL;
   3.
   4. entity MUX is
   5.
              PORT(
                      SEL: in STD_LOGIC_VECTOR(1 downto 0);
   6.
                      CONST: in STD_LOGIC_VECTOR(7 downto 0);
   7.
                      --CONST1: in STD_LOGIC_VECTOR()
   8.
   9.
                      DATA_IN0: in STD_LOGIC_VECTOR(7 downto 0);
   10.
                      DATA_IN1: in STD_LOGIC_VECTOR(7 downto 0);
                      OUTPUT: out STD_LOGIC_VECTOR(7 downto 0)
   11.
   12.
   13. end MUX;
   15. architecture Behavioral of MUX is
   16. begin
   17.
              process (SEL, DATA_IN0, DATA_IN1, CONST)
   18.
              begin
   19.
                      if (SEL = "00") then
                             OUTPUT <= DATA IN0;
   20.
   21.
                      elsif (SEL = "01") then
```

```
Файл RAM.vhd
  2. -- Company:3. -- Engineer:
  4. --
  5. -- Create Date:
                         02:03:24 04/21/2024
  6. -- Design Name:
  7. -- Module Name:
                         RAM - RAM arch
  8. -- Project Name:
  9. -- Target Devices:
  10. -- Tool versions:
  11. -- Description:
  12. --
  13. -- Dependencies:
  14. --
  15. -- Revision:
  16. -- Revision 0.01 - File Created
  17. -- Additional Comments:
  18. --
  19. -----
                                   -----
  20. library IEEE;
  21. use IEEE.STD_LOGIC_1164.ALL;
  22. use IEEE.NUMERIC_STD.ALL;
  23. use IEEE.STD_LOGIC_UNSIGNED.ALL;
  24.
  25.
  26. entity RAM is
  27. port(
  28.
                     WR : IN STD_LOGIC;
                     ADDR : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
  29.
                     DATA : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
  30.
  31.
                     CLOCK: IN STD LOGIC;
  32.
                     OUTPUT : OUT STD LOGIC VECTOR(7 DOWNTO 0)
  33.
                     );
  34. end RAM;
  35.
  36. architecture RAM arch of RAM is
  37. type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7 downto 0);
  38. signal UNIT : ram_type;
  39.
  40. begin
  41. process(ADDR, CLOCK, UNIT)
  42. begin
  43.
              if(rising_edge(CLOCK)) then
  44.
                     if (WR = '1') then
                            UNIT(conv_integer(ADDR)) <= DATA;</pre>
  45.
                     end if;
  46.
  47.
              end if;
              OUTPUT <= UNIT(conv_integer(ADDR));
  49. end process;
  50.end RAM arch;
```

```
Файл SEG DECODER.vhd
   2. -- Company:
   3. -- Engineer:
   4. --
   5. -- Create Date:
                         02:34:19 04/21/2024
   6. -- Design Name:
   7. -- Module Name:
                         BIN_TO_BCD - Behavioral
   8. -- Project Name:
   9. -- Target Devices:
   10. -- Tool versions:
   11. -- Description:
   12. --
   13. -- Dependencies:
   14. --
   15. -- Revision:
   16. -- Revision 0.01 - File Created
   17. -- Additional Comments:
   18. --
   19. -----
   20. library IEEE;
   21. use IEEE.STD_LOGIC_1164.ALL;
   22. use IEEE.STD LOGIC ARITH.ALL;
   23. use IEEE.STD_LOGIC_UNSIGNED.ALL;
   24.
   25.
   26. entity SEG_DECODER is
   27.
              port( CLOCK : IN STD_LOGIC;
                            RESET : IN STD_LOGIC;
   28.
   29.
                            ACC_DATA_OUT_BUS : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
                                                        : OUT STD_LOGIC;
   30.
                            COMM ONES
                                                 : OUT STD LOGIC;
   31.
                            COMM DECS
   32.
                            COMM_HUNDREDS
                                          : OUT STD LOGIC;
                                  : OUT STD_LOGIC;
   33.
                            SEG_A
                                   : OUT STD_LOGIC;
   34.
                            SEG_B
                                   : OUT STD_LOGIC;
   35.
                            SEG C
   36.
                            SEG_D
                                    : OUT STD_LOGIC;
                                    : OUT STD_LOGIC;
   37.
                            SEG_E
   38.
                            SEG_F
                                   : OUT STD_LOGIC;
                                   : OUT STD LOGIC;
   39.
                            SEG_G
   40.
                            DP
                                           : OUT STD_LOGIC);
   41. end SEG_DECODER;
   42.
   43. architecture Behavioral of SEG DECODER is
   44.
   45.
              signal ONES_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
              signal DECS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0001";
   46.
              signal HONDREDS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
   47.
   48.
   49. begin
   50.
              BIN_TO_BCD : process (ACC_DATA_OUT_BUS)
              variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
   51.
   52.
              variable bcd
                              : STD_LOGIC_VECTOR(11 downto 0);
   53.
          begin
   54.
              bcd
                              := (others => '0');
   55.
              hex_src
                              := ACC_DATA_OUT_BUS;
   56.
   57.
              for i in hex_src'range loop
                  if bcd(3 downto 0) > "0100" then
   58.
   59.
                      bcd(3 downto 0) := bcd(3 downto 0) + "0011" ;
   60.
                  end if;
                  if bcd(7 downto 4) > "0100" then
   61.
```

```
62.
                    bcd(7 downto 4) := bcd(7 downto 4) + "0011";
63.
                end if
                if bcd(11 downto 8) > "0100" then
64.
                    bcd(11 downto 8) := bcd(11 downto 8) + "0011" ;
65.
66.
                end if;
67.
68.
                bcd := bcd(10 downto 0) & hex_src(hex_src'left) ; -- shift bcd + 1
   new entry
                hex_src := hex_src(hex_src'left - 1 downto hex_src'right) & '0'; --
   shift src + pad with 0
            end loop ;
70.
71.
72.
            HONDREDS BUS
                              <= bcd (11 downto 8);
                             <= bcd (7 downto 4);
73.
            DECS BUS
            ONES BUS
                           <= bcd (3 downto 0);
74.
75.
76.
        end process BIN_TO_BCD;
77.
78.
            INDICATE : process(CLOCK)
79.
                   type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
80.
81.
                   variable CUR_DIGIT
                                           : DIGIT_TYPE := ONES;
                                           : STD_LOGIC_VECTOR(3 downto 0) := "0000";
82.
                   variable DIGIT_VAL
83.
                   variable DIGIT_CTRL
                                           : STD_LOGIC_VECTOR(6 downto 0) :=
    "0000000";
                   variable COMMONS_CTRL : STD_LOGIC_VECTOR(2 downto 0) := "000";
84.
85.
86.
                   begin
                          if (rising_edge(CLOCK)) then
87.
88.
                                  if(RESET = '0') then
89.
                                         case CUR_DIGIT is
90.
                                                 when ONES =>
91.
                                                           DIGIT_VAL := ONES_BUS;
                                                           CUR_DIGIT := DECS;
92.
                                                           COMMONS_CTRL := "001";
93.
94.
                                                 when DECS =>
                                                           DIGIT VAL := DECS BUS;
95.
96.
                                                           CUR_DIGIT := HUNDREDS;
97.
                                                           COMMONS_CTRL := "010";
98.
                                                 when HUNDREDS =>
99.
                                                           DIGIT_VAL := HONDREDS_BUS;
100.
                                                                  CUR DIGIT := ONES;
                                                                  COMMONS_CTRL :=
101.
   "100";
                                                         when others =>
102.
                                                                  DIGIT_VAL :=
   ONES_BUS;
104.
                                                                  CUR_DIGIT := ONES;
                                                                  COMMONS CTRL :=
105.
    "000";
106.
                                                 end case;
107.
108.
                                                 case DIGIT_VAL is
   abcdefg
                                                         when "0000" => DIGIT_CTRL :=
109.
    "1111110";
                                                         when "0001" => DIGIT_CTRL :=
110.
    "0110000";
                                                         when "0010" => DIGIT_CTRL :=
111.
   "1101101";
                                                         when "0011" => DIGIT_CTRL :=
   "1111001";
                                                         when "0100" => DIGIT_CTRL :=
    "0110011";
                                                         when "0101" => DIGIT_CTRL :=
114.
    "10110<u>11";</u>
```

```
when "0110" => DIGIT_CTRL :=
115.
    "1011111";
116.
"1110000";
                                                             when "0111" => DIGIT_CTRL :=
                                                             when "1000" => DIGIT_CTRL :=
117.
    "1111111";
                                                             when "1001" => DIGIT_CTRL :=
118.
    "1111011";
119.
"0000000";
                                                             when others => DIGIT_CTRL :=
120.
                                                     end case;
121.
                                             else
                                                     DIGIT VAL := ONES BUS;
122.
123.
                                                     CUR_DIGIT := ONES;
124.
                                                     COMMONS_CTRL := "000";
125.
                                             end if;
126.
                                             COMM_ONES
                                                               <= not COMMONS_CTRL(0);
127.
                                             COMM_DECS
                                                              <= not COMMONS_CTRL(1);</pre>
128.
                                             COMM_HUNDREDS <= not COMMONS_CTRL(2);</pre>
129.
130.
131.
                                             SEG_A <= not DIGIT_CTRL(6);</pre>
                                             SEG_B <= not DIGIT_CTRL(5);</pre>
132.
                                             SEG_C <= not DIGIT_CTRL(4);</pre>
133.
134.
                                             SEG_D <= not DIGIT_CTRL(3);</pre>
                                             SEG_E <= not DIGIT_CTRL(2);</pre>
135.
                                             SEG_F <= not DIGIT_CTRL(1);</pre>
136.
                                             SEG_G <= not DIGIT_CTRL(0);</pre>
137.
138.
                                                     <= '1';
139.
                                     end if;
140.
141.
                    end process INDICATE;
142.
143.
            end Behavioral;
```



Рис. 2 – Часова діаграма АСС




Рис. 3 – Часова діаграма ALU





Рис. 4 – Часова діаграма МИХ



Рис. 5 – Часова діаграма RAM



Puc 6. – Часова діграма SEG_DECODER



Puc 7. – Часова діграма TopLevel

```
Файл TopLevelTest.vhd
       -- Vhdl test bench created from schematic
       C:\Users\User\Documents\Lab_3\TopLevel.sch - Mon Apr 29 19:00:56 2024
   2.
       -- Notes:
   3.
   4. -- 1) This testbench template has been automatically generated using types
   5. -- std_logic and std_logic_vector for the ports of the unit under test.
   6. -- Xilinx recommends that these types always be used for the top-level
   7. -- I/O of a design in order to guarantee that the testbench will bind
   8. -- correctly to the timing (post-route) simulation model.
   9. -- 2) To use this template as your testbench, change the filename to any
   10. -- name of your choice with the extension .vhd, and use the "Source->Add"
   11. -- menu in Project Navigator to import the testbench. Then
   12. -- edit the user defined section below, adding code to generate the
   13. -- stimulus for your design.
   14. --
   15. LIBRARY ieee;
   16. USE ieee.std logic 1164.ALL;
   17. USE ieee.numeric_std.ALL;
   18. LIBRARY UNISIM;
   19. USE UNISIM. Vcomponents. ALL;
   20. ENTITY TopLevel TopLevel sch tb IS
   21. END TopLevel_TopLevel_sch_tb;
   22. ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS
   23.
          COMPONENT TopLevel
   24.
   25.
          PORT( CLOCK:
                                     STD_LOGIC;
                                             STD_LOGIC;
   26.
                 RESET
                                     ΙN
   27.
                 ENTER_OP1
                                     IN
                                             STD_LOGIC;
   28.
                 ENTER_OP2
                                     IN
                                             STD LOGIC;
   29.
                 CALCULATE
                                     IN
                                             STD_LOGIC;
                                             STD_LOGIC_VECTOR (7 DOWNTO 0);
   30.
                 DATA_IN
                                     IN
                 COMMON_0_OUT
                                                    STD_LOGIC;
   31.
                                             OUT
   32.
                 COMMON 1 OUT
                                             OUT
                                                    STD LOGIC;
   33.
                 COMMON_2_OUT
                                             OUT
                                                    STD_LOGIC;
   34.
                               TEST: OUT STD_LOGIC_VECTOR(7 downto 0);
                                     OUT
                                             STD_LOGIC;
   35.
                 A_OUT
                                     OUT
   36.
                 B OUT
                                             STD_LOGIC;
   37.
                 C OUT
                                     OUT
                                             STD_LOGIC;
                 D_OUT
                                     OUT
                                             STD_LOGIC;
   38.
   39.
                 E OUT
                                     OUT
                                             STD LOGIC;
   40.
                 F OUT
                                     OUT
                                             STD LOGIC;
   41.
                 G OUT
                                     OUT
                                             STD LOGIC;
                 DP_OUT
                                     OUT
   42.
                                             STD LOGIC;
   43.
                               RAMOUT: OUT STD_LOGIC_VECTOR(7 downto 0);
                               ALUOUT: OUT STD_LOGIC_VECTOR(7 downto 0);
   44.
   45.
                               RAMA: OUT STD LOGIC VECTOR(1 downto 0);
                               RAMWR: OUT STD LOGIC;
   46.
```

```
47.
              OVERFLOW
                                  OUT
                                          STD_LOGIC);
48.
       END COMPONENT;
49.
                                  STD_LOGIC := '0';
50.
       SIGNAL CLOCK
51.
       SIGNAL RESET
                                  STD_LOGIC;
52.
       SIGNAL ENTER_OP1
                                  STD_LOGIC;
53.
       SIGNAL ENTER_OP2
                                  STD_LOGIC;
54.
       SIGNAL CALCULATE
                                  STD_LOGIC;
55.
       SIGNAL DATA IN
                                  STD LOGIC VECTOR (7 DOWNTO 0);
       SIGNAL COMMON_0_OUT
56.
                                          STD_LOGIC;
57.
       SIGNAL COMMON 1 OUT
                                          STD LOGIC;
58.
       SIGNAL COMMON 2 OUT
                                          STD LOGIC;
59.
       SIGNAL A OUT
                                  STD LOGIC;
       SIGNAL B_OUT
60.
                                  STD_LOGIC;
       SIGNAL C_OUT
61.
                                  STD_LOGIC;
       SIGNAL D_OUT
62.
                                  STD LOGIC;
63.
       SIGNAL E_OUT
                                  STD_LOGIC;
                                  STD_LOGIC;
       SIGNAL F_OUT
64.
      SIGNAL G_OUT
                                  STD_LOGIC;
65.
66.
       SIGNAL DP OUT
                                  STD_LOGIC;
67.
       SIGNAL OVERFLOW
                                  STD_LOGIC;
68.
           SIGNAL TEST: STD_LOGIC_VECTOR(7 downto 0);
69.
           SIGNAL TEST2: STD_LOGIC_VECTOR(7 downto 0);
70.
           signal RAMOUT: STD_LOGIC_VECTOR(7 downto 0);
71.
           signal ALUOUT: STD_LOGIC_VECTOR(7 downto 0);
72.
           signal RAMA: STD_LOGIC_VECTOR(1 downto 0);
           signal RAMWR: STD_LOGIC;
73.
74.
75. --
           constant CLOCK period : time := 166ns;
76.
           constant CLKP: time := 12ms;--24ms;
77.
78. BEGIN
79.
      UUT: TopLevel PORT MAP(
80.
                   CLOCK => CLOCK,
81.
                   RESET => RESET,
82.
83.
                   ENTER OP1 => ENTER OP1,
84.
                   ENTER_OP2 => ENTER_OP2,
85.
                   CALCULATE => CALCULATE,
86.
                   DATA_IN => DATA_IN,
87.
                   COMMON @ OUT => COMMON @ OUT,
                   COMMON_1_OUT => COMMON_1_OUT,
88.
                   COMMON_2_OUT => COMMON_2_OUT,
89.
90.
                   A_OUT \Rightarrow A_OUT,
                   B OUT => B OUT,
91.
92.
                   C_OUT => C_OUT,
                   D_OUT => D_OUT,
93.
94.
                   E_OUT => E_OUT,
95.
                   F_OUT => F_OUT,
96.
                   G_OUT => G_OUT,
                   DP_OUT => DP_OUT,
97.
                   OVERFLOW => OVERFLOW,
98.
99.
                   TEST => TEST,
100.
                          RAMOUT => RAMOUT,
101.
                          ALUOUT => ALUOUT,
102.
                          RAMA => RAMA,
                          RAMWR => RAMWR
103.
104.
              );
105.
                   CLOCK_process: process
106.
107.
              begin
108.
                           CLOCK <= '0';
109.
                           wait for 83ns;
                           CLOCK <= '1';
110.
                          wait for 83ns;
111.
112.
             end process;
```

```
113.
                                -- *** Test Bench - User Defined Section ***
114.
                                         tb: PROCESS
115.
                                          BEGIN
116.
117.
                                                                             lp1: for i in 4 to 4 loop
118.
                                                                                                   1p2: for j in 2 to 2 loop
119.
                                                                                                                         TEST2 <=
          \verb|std_logic_vector| (to_unsigned(to_integer(signed(std_logic_vector(to_unsigned(j, logic_vector(to_unsigned(j, logic_vector(to_unsigne(j, logic_unsigne(j, log
          8)) or std_logic_vector(to_unsigned(i, 8)))) + j + 10 - 3, 8));
                                                                                                                         ENTER_OP1 <= '1';
120.
                                                                                                                         ENTER_OP2 <= '1';
121.
                                                                                                                         CALCULATE <= '1';
122.
123.
                                                                                                                         DATA IN <= (others => '0');
                                                                                                                        RESET <= '0;
124.
                                                                                                                        wait for CLKP;
125.
126.
                                                                                                                         RESET <= '1';
127.
                                                                                                                         wait for CLKP;
                                                                                                                        DATA_IN <= std_logic_vector(to_unsigned(i,</pre>
128.
         8)); -- A
                                                                                                                        ENTER_OP1 <= '0';</pre>
129.
130.
                                                                                                                        wait for CLKP;
131.
                                                                                                                         ENTER_OP1 <= '1';</pre>
132.
                                                                                                                        wait for CLKP;
                                                                                                                        DATA_IN <= std_logic_vector(to_unsigned(j,</pre>
133.
          8)); -- B
                                                                                                                         ENTER_OP2 <= '0';</pre>
134.
                                                                                                                        wait for CLKP;
135.
                                                                                                                         ENTER_OP2 <= '1';</pre>
136.
137.
                                                                                                                         wait for CLKP;
                                                                                                                         CALCULATE <= '0'; -- START CALCULATION
138.
                                                                                                                        wait for CLKP* 7;
139.
140.
                                                                                                                         assert TEST = TEST2 severity FAILURE;
141.
                                                                                                                        wait for CLKP;
142.
                                                                                                   end loop;
                                                                            end loop;
143.
144.
145.
                                                  WAIT; -- will wait forever
146.
                                         END PROCESS;
                                -- *** End Test Bench - User Defined Section ***
147.
148.
149.
                                END;
```




Рис.8 – 7-сегментний індикатор




Рис.9 – Успішна прошивка

Висновок: Виконуючи дану лабораторну роботу я навчився реалізовувати цифровий автомат для обчислення значення виразів використовуючи засоби VHDL.