## 1. Routing wire length study

length	minimum width	area per tile	critical path delay
1	52.25	7741.35	8.35
2	52.94	5749.35	7.01
4	62.02	5213.78	6.88
8	94.00	5970.90	8.14
16	182.08	8537.97	10.18

Table 1: geometric average of 5 architectures with different lengths

From Table 1, we can observe that table will form a "U-shape" like graph. The combination of area and delay will drop to the lowest when wire length equals to 4, and then start to increase.

For longer wires, although it provides a "highway" for long connections, long wires also introduce higher capacitance and resistance. It increases the delay for transferring signals. Since additional delay is introduced along the wire, we may need to ensure buffer or other resources that help to deal with clock skews/signal propogation to ensure timing correctness. Besides, additional routing resources are added for signals that rely on short connections/local connections. Overall, it increases the area needed per tile on the FPGA for longer wires. For shorter wires, a signal need to be derived to multiple swith boxes to reach its destination, which would also create additional delay along the path.

As a result, it is found that wire = 4 architecture reaches a good balance to provide the best combination of area and delay.

## 2. Block to routing connectivity study

Fcin &	& Fcout	minimum width	area per tile	critical path delay
(C	LB)			
0	.15	62.02	5213.78	6.88
	0.5	56.50	6879.30	7.38
	1.0	55.78	9009.31	8.26

Table 2: geometric average of 3 architectures with different connectivity

As table 2 shows the result of different architecture with respect to the Connection Block Flexibility. It is found that minimum width would decrease when Fc increases. Since we increase the flexibility of the input/output driven in the CLB, there are more wires available in connection to support signal transfers. Therefore, we could maintain a lower minimum

width. However, increased connection flexibility requires increased connection block, such as additional muxes for input connections, additional pass gates for output connections. This results in increased area and delay induced by the additional connection resources.

According to the experiment shown in Table 2, we can conclude that additional flexibility in connection impact more on dragging area and delay. Fc = 0.15 maintain the best combination of area and delay.

Fcin & Fcout	minimum width	area per tile	critical path delay
(CLB)			
0.15	108.25	8443.43	6.96
0.5	77.67	9003.79	7.51
1.0	63.33	10013.22	8.10

Table 3: geometric average of 3 architectures (sparse crossbars) with different connectivity

Architecture with sparse local routing will be more suitable when routing signals all the way through the local routing to the inputs of LUTs instead of to the cluster inputs. Thus, additional resource is added to deal with the routing from cluster inputs to LUTs input, which result in mimunum width, area and delay all increased.

#### 5. Optimization study

Given the best result come from architecture with wire length =4, Fcin = Fcout =0.15 for CLB, and with full crossbar. We use this architecture as the base. We first adjust the combination of Rmetal and Cmetal.

Architecture	minimum width	area per tile	critical path delay	area $\times delay$
base	62.02	5213.78	6.88	35870.81
0.4 Rmetal, 1.2 Cmetal	61.97	5159.83	6.89	35551.23
2 Rmetal, 0.6 Cmetal	61.90	5143.30	6.73	34614.41

Table 4: geometric average of 3 architectures with different Rmetal/Cmetal

From Table 4, we can conclude that by doubling the Rmetail, and reduce 40% of Cmetal, the wire is narrower which provide extra space to be compatible sharing area with other routing resources. Besides, frequency got increased caused by increased RC time constant, which further reduce path delay. We will now use 2Rmetal, 0.6Cmetal as the base.

We then adjust 15% of the wires on a higher metal layer.

According to Table 5, it is found that by putting 15% of wires on a higher metal layer, we could achieve a better combination of delay and area.

We then use the result found in Table 5 as the new base. After the consideration of electrical

Architecture	minimum width	area per tile	critical path delay	area $\times delay$
base	61.90	5143.30	6.73	34614.41
15% on higher metal layer	60.66	5075.06	6.56	33292.39

Table 5: geometric average of 2 architectures on different metal layer

parameters, we now change wire lengths and switch pattern.

From Table 1, it is found that the result of length = 2 is also competitive, so in Table 6, we tried to make 15% of the wire length to 2. And it turns out, from Table 6, Adding the wire length diversity does not contribute to deducting area and delay. Therefore, we will keep the base as the best result so far.

Architecture	minimum width	area per tile	critical path delay	area $\times delay$
base	60.66	5075.06	6.56	33292.39
15% in length = 2	58.24	5114.06	6.57	33599.37

Table 6: geometric average of 2 architectures on different lengths

Finally, we examine different combinations of switch pattern in the 85% of the wires.

Architecture	minimum width	area per tile	critical path delay	area $\times delay$
base	60.66	5075.06	6.56	33292.39
11011	63.78	5051.41	6.61	33389.82
10101	66.33	4963.84	6.65	33009.54

Table 7: geometric average of 2 architectures on different switch pattern

From Table 7, it is concluded that reducing the routing switches affects delay since lower switch-ability reduce the flexibility to transfer signals. However, it helps deduct area to a greater extent since switch resources(transistors/buffers) are reduced. From experiments, it is found that switch pattern: 10101 achieves the lowest area-delay product.

As a conclusion, the optimized architecture would be: the routing architecture with full crossbar, connectivity Fcin = Fcout = 0.15 for CLB,

85% of wires length in 4, R = 202, C = 13.5e-15, switch pattern = 10101

15% of wires length in 4, R = 50, C = 13.5e-15, switch pattern = 1 1 1 1 1

# Appendix

#### Appendix I: Optimized architecture

```
1 <!---
    Architecture with no fracturable LUTs
    - 40 nm technology
   - General purpose logic block:
      K = 6, N = 10
    - Routing architecture: L = 4, fc_{in} = 0.15, fc_{out} = 0.15
7
    - Unidirectional (mux-based) routing
10
    Details on Modelling:
11
12
    Based on flagship k6_frac_N10_mem32K_40nm.xml architecture.
13
        architecture has no fracturable LUTs nor any heterogeneous blocks.
    The delays and areas are based on a mix of values from commercial 40 nm
14
    FPGAs with a comparable architecture and 40 nm interconnect and
15
    transistor models.
16
17
    Authors: Jason Luu, Jeff Goeders, Vaughn Betz
19 --->
20 <architecture>
    < !-
21
         ODIN II specific config begins
22
         This part of the architecture file describes the "primitives"
23
         that exist in a device to the synthesis tool used to "elaborate"
         verilog into these primitives (which is called ODIN-II).
25
         Basic LUTs, I/Os and FFs are built into the language used by this
26
         flow (blif keywords .names, .input, .output and .latch), so they
27
         don't have to be described here.
28
29
         For this lab you are also given the benchmark netlists after
30
         synthesis is complete (in the blif directory), so you don't need
31
         to run ODIN II.
32
33
    <models>
34
    </models>
    <!-- ODIN II specific config ends -->
36
    <!-- Descritions of the physical tiles that exist on the die begins --->
38
    <tiles>
      <tile name="io" area="0">
40
        <sub_tile name="io" capacity="8">
41
          <equivalent_sites>
42
            <site pb_type="io" pin_mapping="direct"/>
43
          </equivalent_sites>
44
          <input name="outpad" num_pins="1"/>
45
```

```
<output name="inpad" num_pins="1"/>
          <clock name="clock" num_pins="1"/>
47
          <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15"/>
48
        <!-- IOs go on the periphery of the FPGA in this
49
             architecture. Since I don't want to define four
50
             different physical I/Os for the left, right, top,
51
             and bottom sides just say each pin of the I/O
52
             block is accessible from all four sides so we can
53
             reach routing channels on some side of the block
54
             no matter which side of the chip we're on.
56
          <pinlocations pattern="custom">
            <loc side="left">io.outpad io.inpad io.clock</loc>
58
            <loc side="top">io.outpad io.inpad io.clock</loc>
            <loc side="right">io.outpad io.inpad io.clock</loc>
60
            <loc side="bottom">io.outpad io.inpad io.clock</loc>
61
          62
        </sub_tile>
63
      </tile>
64
65
      <!-- Define general purpose logic block (CLB) begin -->
66
            <!— Area below is for everything inside the
67
                   logic block (LUTs, FFs, intra-cluster
68
                   routing). It's a bit on the low side given the large
69
                      crossbars in this
                   architecture - more appropriate for a lower-cost
70
                  FPGA with smaller transistors and narrower metal.
71
72
      <tile name="clb" area="18000">
73
        <!-- We can place a clustered block of type clb on a tile location
74
             of type clb.
75
             ___>
76
        <sub_tile name="clb">
77
          <equivalent_sites>
78
            <site pb_type="clb" pin_mapping="direct"/>
79
          </equivalent_sites>
80
81
        <!-- We have a full crossbar between the cluster inputs and the
82
             LUT inputs, so the router can route to *any* input or from
83
             *any* output on the logic block. Hence mark the logic block
84
             inputs as fully logically equivalent (swappable by the router)
85
                 and also the
             logic block outputs as logically equivalent, which means
86
             they can also be swapped by the router.
88
89
          <input name="I" num_pins="40" equivalent="full"/>
90
          <output name="0" num_pins="10" equivalent="instance"/>
91
          <clock name="clk" num_pins="1"/>
92
          <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.15"/>
93
```

```
<pinlocations pattern="spread"/>
         </sub_tile>
95
       </tile>
96
     </tiles>
97
     <!-- Physical tile descriptions end -->
98
99
     <!-- Chip layout (in terms of where tiles are) begins ->>
100
    <layout>
101
       <auto_layout aspect_ratio="1.0">
102
         <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners->
103
         <\!\operatorname{perimeter\ type="io"\ priority="100"/>}
104
         <corners type="EMPTY" priority="101"/>
105
         <!--Fill with 'clb'-->
106
         <fill type="clb" priority="10"/>
107
       </auto_layout>
108
     </layout>
109
     <!-- Chip layout ends -->
110
111
     <!-- Electrical and inter-cluster (general) routing description begins
112
    <device>
113
       <!-- Some area and timing parameters -->
114
       <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
115
       <!-- The grid_logic_tile_area below will be used for all blocks that do
116
            not explicitly set their own (non-routing)
           area; set to 0 since we explicitly set the area of all blocks
117
               currently in this architecture file.
118
       <area grid_logic_tile_area="0"/>
119
       <chan_width_distr>
120
         <x distr="uniform" peak="1.000000"/>
121
         <y distr="uniform" peak="1.000000"/>
122
       </chan_width_distr>
123
124
       <!-- Define the switch block pattern (pattern of switches between inter
          -tile routing wires)
            The Wilton switch block is a sample pattern; you can use custom
126
                switch blocks for more control -->
       <switch_block type="wilton" fs="3"/>
128
       <!-- Set which switch to use for input connection blocks. Only affects
          timing and area, not connectivity ->
       <connection_block input_switch_name="ipin_cblock"/>
130
     </device>
131
132
     <switchlist>
       <!-- VB: the mux_trans_size and buf_size data below is in minimum width
133
            transistor *areas*, assuming the purple
             book area formula. This means the mux transistors are about 5\mathrm{x}
134
                 minimum drive strength.
```

```
We assume the first stage of the buffer is 3x min drive strength
135
                 to be reasonable given the large
             mux transistors, and this gives a reasonable stage ratio of a bit
136
                  over 5x to the second stage.
       <switch type="mux" name="0" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58</pre>
138
          e-12" mux_trans_size = 2.630740" buf_size = 27.645901"/>
       <!--switch ipin_cblock resistance set to yeild for 4x minimum drive
139
          strength buffer ->
       <switch type="mux" name="ipin_cblock" R="2231.5" Cout="0." Cin="1.47e</pre>
140
           -15" Tdel="7.247000e-11" mux_trans_size="1.222260" buf_size="auto"/>
     </switchlist>
141
142
     <segmentlist>
       <!--- VB & JL: using ITRS metal stack data, 96 nm half pitch wires,
143
           which are intermediate metal width/space.
             Wires of this pitch will fit over a 90 nm
144
             high logic tile (which is about the height of a Stratix IV logic
145
                 tile).
             I'm using a tile length of 90 nm, corresponding to the length of
146
                 a Stratix IV tile if it were square.
             length below is in units of logic blocks, and Rmetal and Cmetal
147
             per logic block passed, so wire delay adapts automatically if you
148
                  change the
             length=? value.
149
150
       <!-- Currently only one type of routing wire, which
151
            is of length 4 and has switches to every connection
152
            box (4 of them) and switch box (5 of them)
            it passes. You can change wirelengths just by changing the length=
154
                "?" values
            and changing the number of 1's (or 0's) in the <sb type and <cb
155
                type lines to
            match the number of switch blocks and connection blocks a wire of
156
                that length
            would span. ->
157
       <segment freq="0.85" length="4" type="unidir" Rmetal="202" Cmetal="13.5</pre>
158
          e - 15" >
         <mux name="0"/>
159
         <sb type="pattern">1 0 1 0 1</sb>
160
         <cb type="pattern">1 1 1 </cb>
161
       </segment>
162
       <segment freq="0.15" length="4" type="unidir" Rmetal="50" Cmetal="13.5e</pre>
163
          -15">
         <mux name="0"/>
164
         <sb type="pattern">1 1 1 1 1</sb>
165
         <cb type="pattern">1 1 1 1</cb>
166
       </segment>
167
     </segmentlist>
168
     <!-- Electrical and inter-cluster routing description ends -->
```

```
170
     <!-- Description of the capabilities (number of BLEs, modes) and local
171
        interconnect in
          each type of complex (clustered) block (e.g. LBs) begins
172
173
     <complexblocklist>
174
       <!-- Define I/O pads begin -->
175
       <!-- Not sure of the area of an I/O (varies widely), and it's not
176
           relevant to the design of the FPGA core, so we're setting it to 0.
       <pb_type name="io">
177
         <input name="outpad" num_pins="1"/>
178
179
         <output name="inpad" num_pins="1"/>
         <clock name="clock" num_pins="1"/>
180
         <!-- IOs can operate as either inputs or outputs.
181
           The delays below are to and from registers in the I/O (and
               generally I/Os are registered
           today).
183
           ___>
184
         <mode name="inpad">
185
           <pb_type name="inpad" blif_model=".input" num_pb="1">
186
             <output name="inpad" num_pins="1"/>
187
           </pb_type>
188
           <interconnect>
189
             <direct name="inpad" input="inpad.inpad" output="io.inpad">
190
                <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port=</pre>
191
                   "io.inpad"/>
             </direct>
192
           </interconnect>
193
         </mode>
194
         <mode name="outpad">
195
           <pb_type name="outpad" blif_model=".output" num_pb="1">
196
             <input name="outpad" num_pins="1"/>
197
           </pb_type>
198
           <interconnect>
             <direct name="outpad" input="io.outpad" output="outpad.outpad">
200
                <delay_constant max="1.394e-11" in_port="io.outpad" out_port="</pre>
201
                   outpad.outpad"/>
             </direct>
202
           </interconnect>
203
         </mode>
204
205
         <!-- Not modeling I/O power for now -->
206
         <power method="ignore"/>
207
       </pb_type>
208
       <!— Define I/O pads ends \Longrightarrow
209
210
       <!-- Define general purpose logic block (CLB) begin -->
211
             <!— Area below is for everything inside the
212
213
                    logic block (LUTs, FFs, intra-cluster
```

```
214
                    routing).
215
       <pb_type name="clb">
216
         <input name="I" num_pins="40" equivalent="full"/>
217
         <output name="0" num_pins="10" equivalent="instance"/>
218
         <clock name="clk" num_pins="1"/>
219
220
         <!-- Describe basic logic element.
                 Each basic logic element has a 6-LUT that can be optionally
221
                     registered
222
         <pb_type name="fle" num_pb="10">
223
           <input name="in" num_pins="6"/>
224
225
           <output name="out" num_pins="1"/>
           <clock name="clk" num_pins="1"/>
           <!-- 6-LUT mode definition begin -->
227
           <mode name="n1_lut6">
228
              <!— Define 6-LUT mode \longrightarrow
229
              <pb_type name="ble6" num_pb="1">
230
                <input name="in" num_pins="6"/>
231
                <output name="out" num_pins="1"/>
232
                <clock name="clk" num_pins="1"/>
233
                <!-- Define LUT -->
234
                <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut"
235
                  <input name="in" num_pins="6" port_class="lut_in"/>
236
                  <output name="out" num_pins="1" port_class="lut_out"/>
237
                  <!-- LUT timing using delay matrix -->
238
                  <!— These are the delay per LUT input on a Stratix IV LUT.
239
                       The average is 261 ps, and inputs earlier in the mux
                           tree are slower.
                      __>
241
                  <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out</pre>
242
                      ">
                      82e - 12
243
                      173e - 12
244
                      261e - 12
245
                      263e - 12
246
                      398e - 12
247
248
                      397e - 12
                  </delay_matrix>
249
                </pb_type>
250
                <!-- Define flip-flop -->
251
                <pb_type name="ff" blif_model=".latch" num_pb="1" class="
252
                    flipflop">
                  <input name="D" num_pins="1" port_class="D"/>
253
                  <output name="Q" num_pins="1" port_class="Q"/>
254
                  <clock name="clk" num_pins="1" port_class="clock"/>
255
                  <T_setup value="66e-12" port="ff.D" clock="clk"/>
256
                  <T_clock_to_Q max="124e-12" port="ff.Q" clock="clk"/>
257
                </pb_type>
258
```

```
259
260
               <!-- many lines below to describe the interconnect
                     wires, muxes and crossbars inside a cluster.
261
262
               <interconnect>
263
                  <direct name="direct1" input="ble6.in" output="lut6[0:0].in"/</pre>
264
                  <direct name="direct2" input="lut6.out" output="ff.D">
265
                    <!-- Advanced user option that tells CAD tool to find LUT+
266
                       FF pairs in netlist ->
                    <pack_pattern name="ble6" in_port="lut6.out" out_port="ff.D</pre>
267
                       "/>
268
                  </direct>
                  <direct name="direct3" input="ble6.clk" output="ff.clk"/>
                  <mux name="mux1" input="ff.Q lut6.out" output="ble6.out">
270
                    <!-- LUT to output is faster than FF to output on a Stratix
271
                        IV --->
                    <delay_constant max="25e-12" in_port="lut6.out" out_port="</pre>
272
                       ble6.out"/>
                    <delay_constant max="45e-12" in_port="ff.Q" out_port="ble6.</pre>
273
                       out"/>
                  </mux>
274
               </interconnect>
275
276
             </pb_type>
             <interconnect>
277
               <direct name="direct1" input="fle.in" output="ble6.in"/>
278
               <direct name="direct2" input="ble6.out" output="fle.out[0:0]"/>
279
               <direct name="direct3" input="fle.clk" output="ble6.clk"/>
280
             </interconnect>
           </mode>
282
           <!-- 6-LUT mode definition end -->
283
         </pb_type>
284
         <interconnect>
           <!— We use a full crossbar to get logical equivalence at inputs of
286
              The delays below come from Stratix IV. the delay through a
287
                  connection block
               input mux + the crossbar in Stratix IV is 167 ps. We already
288
                  have a 72 ps
               delay on the connection block input mux (modeled by Ian Kuon),
289
                  so the remaining
               delay within the crossbar is 95 ps.
290
              The delays of cluster feedbacks in Stratix IV is 100 ps, when
291
                  driven by a LUT.
               Since all our outputs LUT outputs go to a BLE output, and have a
292
                   delay of
               25 ps to do so, we subtract 25 ps from the 100 ps delay of a
293
                  feedback
               to get the part that should be marked on the crossbar. ->
294
```

```
<complete name="crossbar" input="clb.I fle[9:0].out" output="fle[9</pre>
295
               :0].in">
             <delay_constant max="95e-12" in_port="clb.I" out_port="fle[9:0].</pre>
296
                 in"/>
             <delay_constant max="75e-12" in_port="fle[9:0].out" out_port="fle</pre>
297
                 [9:0].in"/>
           </complete>
298
           <complete name="clks" input="clb.clk" output="fle[9:0].clk">
299
           </complete>
300
301
           <!-- The BLE outputs are directly connected to the
302
                 CLB (cluster) outputs.
303
304
           <direct name="clbouts1" input="fle[9:0].out" output="clb.O"/>
305
         </interconnect>
306
       </pb_type>
307
       <!-- Define general purpose logic block (CLB) ends -->
308
     </complexblocklist>
309
     <power>
310
       <local_interconnect C_wire="2.5e-10"/>
311
       <mux_transistor_size mux_transistor_size="3"/>
312
       <FF_size FF_size="4"/>
313
       <LUT_transistor_size LUT_transistor_size="4"/>
314
     </power>
315
     <clocks>
316
       <clock buffer_size="auto" C_wire="2.5e-10"/>
317
     </clocks>
319 </architecture>
```