# BTN7960

High Current PN Half Bridge NovalithIC™

**Automotive Power** 





## **Table of Contents**

1	Overview	3
2	Block Diagram	4
2.1	Block Diagram	4
2.2	Terms	4
3	Pin Configuration	5
3.1	Pin Assignment	5
3.2	Pin Definitions and Functions	5
4	General Product Characteristics	6
4.1	Absolute Maximum Ratings 6	6
4.2	Functional Range	8
4.3	Thermal Resistance	8
5	Block Description and Characteristics	9
5.1	Supply Characteristics	
5.2	Power Stages	
5.2.1	Power Stages - Static Characteristics	
5.2.2	Switching Times	
5.2.3	Power Stages - Dynamic Characteristics	
5.3	Protection Functions	
5.3.1	Overvoltage Lock Out	
5.3.2	Undervoltage Shut Down	
5.3.3	Overtemperature Protection	
5.3.4	Current Limitation	
5.3.5	Short Circuit Protection	
5.3.6	Electrical Characteristics - Protection Functions	
5.4	Control and Diagnostics	
5.4.1	Input Circuit	
5.4.2	Dead Time Generation	
5.4.3	Adjustable Slew Rate	
5.4.4	Status Flag Diagnosis With Current Sense Capability	
5.4.5	Truth Table	
5.4.6	Electrical Characteristics - Control and Diagnostics	
6	Application Information	2
6.1	Application Example	
6.2	Layout Considerations	
6.3	Half-bridge Configuration Considerations	
7	Package Outlines	
7.1	PG-T0263-7-1	
7.2	PG-T0220-7-11	
7.3	PG-TO220-7-12	o
8	Revision History 27	7



# High Current PN Half Bridge NovalithIC™

BTN7960B BTN7960P BTN7960S






#### 1 Overview

#### **Features**


- Path resistance of max. 30.5 m $\Omega$  @ 150 °C (typ. 16 m $\Omega$  @ 25 °C) High Side: max. 12.8 m $\Omega$  @ 150 °C (typ. 7 m $\Omega$  @ 25 °C) Low Side: max. 17.7 m $\Omega$  @ 150 °C (typ. 9 m $\Omega$  @ 25 °C) (for BTN7960B (SMD))
- Low quiescent current of typ. 7 μA @ 25 °C
- PWM capability of up to 25 kHz combined with active freewheeling
- Switched mode current limitation for reduced power dissipation in overcurrent
- Current limitation level of 33 A min. / 47 A typ. (low side)
- Status flag diagnosis with current sense capability
- Overtemperature shut down with latch behaviour
- Overvoltage lock out
- Undervoltage shut down
- · Driver circuit with logic level inputs
- Adjustable slew rates for optimized EMI
- Green Product (RoHS compliant)
- AEC Qualified

#### **Description**

The BTN7960 is a integrated high current half bridge for motor drive applications. It is part of the NovalithIC™ family containing one p-channel highside MOSFET and one n-channel lowside MOSFET with an integrated driver IC in one package. Due to the p-channel highside switch the need for a charge pump is eliminated thus minimizing EMI. Interfacing to a microcontroller is made easy by the integrated driver IC which features logic level inputs, diagnosis with current sense, slew rate adjustment, dead time generation and protection against overtemperature, overvoltage, undervoltage, overcurrent and short circuit. The BTN7960 provides a cost optimized solution for protected high current PWM motor drives with very low board space consumption.



PG-TO263-7-1



PG-TO220-7-11



PG-TO220-7-12

Туре	Package	Marking
BTN7960B	PG-TO263-7-1	BTN7960B
BTN7960P	PG-TO220-7-11	BTN7960P
BTN7960S	PG-TO220-7-12	BTN7960S

Data Sheet 3 Rev. 1.1, 2007-11-21



**Block Diagram** 

## 2 Block Diagram

The BTN7960 is part of the NovalithIC™ family containing three separate chips in one package: One p-channel highside MOSFET and one n-channel lowside MOSFET together with a driver IC, forming a integrated high current half-bridge. All three chips are mounted on one common lead frame, using the chip on chip and chip by chip technology. The power switches utilize vertical MOS technologies to ensure optimum on state resistance. Due to the p-channel highside switch the need for a charge pump is eliminated thus minimizing EMI. Interfacing to a microcontroller is made easy by the integrated driver IC which features logic level inputs, diagnosis with current sense, slew rate adjustment, dead time generation and protection against overtemperature, overvoltage, undervoltage, overcurrent and short circuit. The BTN7960 can be combined with other BTN7960 to form H-bridge and 3-phase drive configurations.

## 2.1 Block Diagram




Figure 1 Block Diagram

#### 2.2 Terms

Following figure shows the terms used in this data sheet.




Figure 2 Terms

Data Sheet 4 Rev. 1.1, 2007-11-21



**Pin Configuration** 

## 3 Pin Configuration

## 3.1 Pin Assignment




Figure 3 Pin Assignment BTN7960B, BTN7960P and BTN7960S (top view)

#### 3.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function
1	GND	-	Ground
2	IN	I	Input Defines whether high- or lowside switch is activated
3	INH	I	Inhibit When set to low device goes in sleep mode
4,8	OUT	0	Power output of the bridge
5	SR	I	Slew Rate The slew rate of the power switches can be adjusted by connecting a resistor between SR and GND
6	IS	0	Current Sense and Diagnostics
7	vs	-	Supply

Bold type: pin needs power wiring

Data Sheet 5 Rev. 1.1, 2007-11-21



**General Product Characteristics** 

## 4 General Product Characteristics

## 4.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings 1)

 $T_{\rm j}$  = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions	
			Min.	Max.			
Voltage	es	*		<del></del>	<del></del>	-	
4.1.1	Supply Voltage	$V_{S}$	-0.3	45	V	_	
4.1.2	Logic Input Voltage	$V_{ m IN} \ V_{ m INH}$	-0.3	5.3	V	-	
4.1.3	Voltage at SR Pin	$V_{SR}$	-0.3	1.0	V	_	
4.1.4	Voltage between VS and IS Pin	$V_{\rm S}$ - $V_{\rm IS}$	-0.3	45	V	_	
4.1.5	Voltage at IS Pin	$V_{IS}$	-20	45	V	_	
Curren	ts	1	1	<u> </u>			
	HS/LS Continuous Drain Current <sup>2)</sup>	$I_{\rm D(HS)} \\ I_{\rm D(LS)}$	-44	44	Α	$T_{\rm C}$ < 85°C switch active	
			-40	40	Α	$T_{\rm C}$ < 125°C switch active	
4.1.7 HS/LS Pulsed Drain Current <sup>2)</sup>	HS/LS Pulsed Drain Current <sup>2)</sup>	$I_{\rm D(HS)} \\ I_{\rm D(LS)}$	-90	90	A	$T_{\rm C}$ < 85°C $t_{\rm pulse}$ = 10ms single pulse	
			-85	85	A	$T_{\rm C}$ < 125°C $t_{\rm pulse}$ = 10ms single pulse	
4.1.8	HS/LS PWM Current <sup>2)</sup>	$I_{\rm D(HS)} \\ I_{\rm D(LS)}$	-55	55	Α	$T_{\rm C}$ < 85°C f = 1kHz, DC = 50%	
			-50	50	Α	$T_{\rm C}$ < 125°C f = 1kHz, DC = 50%	
			-60	60	Α	$T_{\rm C}$ < 85°C f = 20kHz, DC = 50%	
			-54	54	Α	$T_{\rm C}$ < 125°C f = 20kHz, DC = 50%	
Tempe	ratures						
4.1.9	Junction Temperature	$T_{j}$	-40	150	°C	_	
4.1.10	Storage Temperature	$T_{\mathrm{stg}}$	-55	150	°C	_	
ESD St	usceptibility						
4.1.11	ESD Susceptibility HBM	$V_{ESD}$			kV	HBM <sup>3)</sup>	
	IN, INH, SR, IS OUT, GND, VS		-2 -6	2			

- 1) Not subject to production test, specified by design
- 2) Maximum reachable current may be smaller depending on current limitation level
- 3) ESD susceptibility, HBM according to EIA/JESD22-A114-B (1.5  $k\Omega$ , 100 pF)

Data Sheet 6 Rev. 1.1, 2007-11-21



#### **General Product Characteristics**

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

#### **Maximum Single Pulse Current**




Figure 4 BTN7960 Maximum Single Pulse Current ( $T_c$  < 85°C)

This diagram shows the maximum single pulse current that can be driven for a given pulse time  $t_{\rm pulse}$ . The maximum reachable current may be smaller depending on the current limitation level. Pulse time may be limited due to thermal protection of the device.

Data Sheet 7 Rev. 1.1, 2007-11-21



**General Product Characteristics** 

## 4.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		
4.2.1	Supply Voltage Range for Nominal Operation	$V_{S(nom)}$	8	18	V	_
4.2.2	Extended Supply Voltage Range for Operation	$V_{S(ext)}$	5.5	28	V	Parameter Deviations possible
4.2.3	Junction Temperature	$T_{j}$	-40	150	°C	_

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

#### 4.3 Thermal Resistance

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
4.3.1	Thermal Resistance Junction-Case, Low Side Switch <sup>1)</sup> $R_{\text{thjc(LS)}} = \Delta T_{\text{j(LS)}} / P_{\text{v(LS)}}$	$R_{\mathrm{thJC(LS)}}$	-	1.3	1.8	K/W	-
4.3.2	Thermal Resistance Junction-Case, High Side Switch <sup>1)</sup> $R_{\text{thjc(HS)}} = \Delta T_{\text{j(HS)}} / P_{\text{v(HS)}}$	$R_{\mathrm{thJC(HS)}}$	_	0.6	0.9	K/W	-
4.3.3	Thermal Resistance Junction-Case, both Switches <sup>1)</sup> $R_{\text{thjc}} = \max[\Delta T_{\text{j(HS)}}, \Delta T_{\text{j(LS)}}] / (P_{\text{v(HS)}} + P_{\text{v(LS)}})$	$R_{thJC}$	-	0.7	1.0	K/W	-
4.3.4	Thermal Resistance Junction-Ambient <sup>1)</sup>	$R_{thJA}$	_	20	-	K/W	2)

<sup>1)</sup> Not subject to production test, specified by design

Data Sheet 8 Rev. 1.1, 2007-11-21

<sup>2)</sup> Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (chip+package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70  $\mu$ m Cu, 2 x 35  $\mu$ m Cu).



## 5 Block Description and Characteristics

## 5.1 Supply Characteristics

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $I_{\rm L}$  = 0 A, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	L	Limit Values			Conditions
			Min.	Тур.	Max.		
Genera	al	,		-			1
5.1.1	Supply Current	$I_{VS(on)}$	_	2	3	mA	$V_{\rm INH}$ = 5 V $V_{\rm IN}$ = 0 V or 5 V $R_{\rm SR}$ = 0 $\Omega$ DC-mode normal operation (no fault condition)
5.1.2	Quiescent Current	$I_{ m VS(off)}$	_	7	12	μΑ	$V_{\text{INH}}$ = 0 V $V_{\text{IN}}$ = 0 V or 5 V $T_{\text{j}}$ < 85 °C
			_	-	65	μA	$V_{\text{INH}} = 0 \text{ V}$ $V_{\text{IN}} = 0 \text{ V or 5 V}$




Figure 5 Typical Quiescent Current vs. Junction Temperature

Data Sheet 9 Rev. 1.1, 2007-11-21



#### 5.2 Power Stages

The power stages of the BTN7960 consist of a p-channel vertical DMOS transistor for the high side switch and a n-channel vertical DMOS transistor for the low side switch. All protection and diagnostic functions are located in a separate top chip. Both switches can be operated up to 25 kHz, allowing active freewheeling and thus minimizing power dissipation in the forward operation of the integrated diodes.

The on state resistance  $R_{\rm ON}$  is dependent on the supply voltage  $V_{\rm S}$  as well as on the junction temperature  $T_{\rm j}$ . The typical on state resistance characteristics are shown in **Figure 6**.




Figure 6 Typical ON State Resistance vs. Supply Voltage (BTN7960B)

Data Sheet 10 Rev. 1.1, 2007-11-21



## 5.2.1 Power Stages - Static Characteristics

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm j}$  = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	I Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
High S	ide Switch - Static Characteristic	S	+				
5.2.1	ON State High Side Resistance <sup>1)</sup>	$R_{ON(HS)}$				mΩ	$I_{\text{OUT}} = 9 \text{ A}; V_{\text{S}} = 13.5 \text{ V}$
			_	7			BTN7960B
				10	12.8		$T_{\rm j}$ = 25 °C
				- 10	12.0		T <sub>j</sub> = 150 °C
				7.8			BTN7960P
			_	11.2	14		$T_{\rm j}$ = 25 °C $T_{\rm i}$ = 150 °C
				11.2	14		BTN7960S
				7.1			$T_{\rm i} = 25  ^{\circ}{\rm C}$
				10.2	13		$T_{\rm i} = 25^{\circ} {\rm C}$ $T_{\rm i} = 150^{\circ} {\rm C}$
5.2.2	Leakage Current High Side	I		10.2	1	μA	$V_{\text{INH}} = 0 \text{ V}; V_{\text{OUT}} = 0 \text{ V}$
J.Z.Z	Leakage Current riigit Side	$I_{L(LKHS)}$	_		I	μΑ	$T_{\rm inh} = 0$ v, $V_{\rm OUT} = 0$ v $T_{\rm j} < 85$ °C
			_	_	50	μΑ	$V_{\rm INH}$ = 0 V; $V_{\rm OUT}$ = 0 V
							$T_{\rm j}$ = 150 °C
5.2.3	Reverse Diode Forward-Voltage	$V_{DS(HS)}$				V	$I_{OUT}$ = -9 A
	High Side <sup>2)</sup>		_	0.9	1.5		$T_{\rm j}$ = -40 °C
			_	8.0	1.1		$T_{\rm j}$ = 25 °C
			_	0.6	0.8		$T_{\rm j}$ = 150 °C
_ow Si	de Switch - Static Characteristics	3					
5.2.4	ON State Low Side Resistance <sup>1)</sup>	$R_{ON(LS)}$				$m\Omega$	$I_{\rm OUT}$ = -9 A; $V_{\rm S}$ = 13.5 \
							BTN7960B
			-	9			$T_{\rm j}$ = 25 °C
			_	14	17.7		$T_{\rm j}$ = 150 °C
							BTN7960P
			_	9.8	_		$T_{\rm j}$ = 25 °C
			-	15.2	18.9		$T_{\rm j}$ = 150 °C
							BTN7960S
			_	9.1	_		$T_{\rm j}$ = 25 °C
			_	14.2	17.9		T <sub>j</sub> = 150 °C
5.2.5	Leakage Current Low Side	$I_{\rm L(LKLS)}$	_	_	1	μΑ	$V_{\text{INH}}$ = 0 V; $V_{\text{OUT}}$ = $V_{\text{S}}$ $T_{\text{i}}$ < 85 °C
			_	_	10	μA	$V_{\text{INH}} = 0 \text{ V}; V_{\text{OUT}} = V_{\text{S}}$
							$T_{\rm j}$ = 150 °C
5.2.6	Reverse Diode Forward-Voltage	$V_{\mathrm{SD(LS)}}$				V	$I_{\text{OUT}} = 9 \text{ A}$
	Low Side <sup>2)</sup>		-	0.9	1.5		$T_{\rm j} = -40  {\rm ^{\circ}C}$
			-	0.8	1.1		$T_{\rm j}$ = 25 °C
			-	0.7	0.9		$T_{\rm j}$ = 150 °C

<sup>1)</sup> Specified  $R_{\rm ON}$  value is related to normal soldering points;  $R_{\rm ON}$  values is specified for BTN7960B: pin 1,7 to pin 8 (tab, backside) and for BTN7960P/BTN7960S: pin 1,7 to pin4

Data Sheet 11 Rev. 1.1, 2007-11-21

<sup>2)</sup> Due to active freewheeling, diode is conducting only for a few  $\mu$ s, depending on  $R_{\rm SR}$ 



## 5.2.2 Switching Times




Figure 7 Definition of switching times high side (R<sub>load</sub> to GND)




Figure 8 Definition of switching times low side (R<sub>load</sub> to VS)

Due to the timing differences for the rising and the falling edge there will be a slight difference between the length of the input pulse and the length of the output pulse. It can be calculated using the following formulas:

- $\Delta t_{HS} = (t_{dr(HS)} + 0.5 t_{r(HS)}) (t_{df(HS)} + 0.5 t_{f(HS)})$
- $\Delta t_{LS} = (t_{df(LS)} + 0.5 t_{f(LS)}) (t_{dr(LS)} + 0.5 t_{r(LS)}).$

Data Sheet 12 Rev. 1.1, 2007-11-21



## 5.2.3 Power Stages - Dynamic Characteristics

 $V_{\rm S}$  = 13.5 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $R_{\rm load}$  = 2  $\Omega$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
High S	ide Switch Dynamic Characte	ristics	1	-	-		-
5.2.7	Rise-Time of HS	$t_{r(HS)}$				μs	
		.()	0.5	1	1.6		$R_{\rm SR}$ = 0 $\Omega$
			_	2	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			2	5	11		$R_{\rm SR}$ = 51 k $\Omega$
5.2.8	Slew Rate HS on <sup>1)</sup>	$\Delta V_{OUT}$				V/µs	
		$t_{\rm r(HS)}$	6.8	10.8	21.6		$R_{\rm SR}$ = 0 $\Omega$
		1(113)	_	5.4	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			1	2.2	5.4		$R_{\rm SR}$ = 51 k $\Omega$
5.2.9	Switch on Delay Time HS	$t_{dr(HS)}$				μs	
	,	di(Ho)	1.5	3.1	4.5		$R_{\rm SR}$ = 0 $\Omega$
			_	4.4	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			5	14	25		$R_{\rm SR}$ = 51 k $\Omega$
5.2.10	Fall-Time of HS	$t_{f(HS)}$				μs	
		((12)	0.5	1	1.6		$R_{\rm SR}$ = 0 $\Omega$
			_	2	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			2	5	11		$R_{\rm SR}$ = 51 k $\Omega$
5.2.11	Slew Rate HS off <sup>1)</sup>	- $\Delta V_{OUT}$ /				V/µs	
		$t_{f(HS)}$	6.8	10.8	21.6		$R_{\rm SR}$ = 0 $\Omega$
		,	_	5.4	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			1	2.2	5.4		$R_{\rm SR}$ = 51 k $\Omega$
5.2.12	Switch off Delay Time HS	$t_{\rm df(HS)}$				μs	
		(/	1	2.4	3		$R_{\rm SR}$ = 0 $\Omega$
			_	3.4	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			3	10	17		$R_{\rm SR}$ = 51 k $\Omega$

<sup>1)</sup> Not subject to production test, calculated value;  $|\Delta V_{\rm OUT}|/t_{\rm r(HS)}$  or  $|-\Delta V_{\rm OUT}|/t_{\rm f(HS)}$ 

Data Sheet 13 Rev. 1.1, 2007-11-21



 $V_{\rm S}$  = 13.5 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $R_{\rm load}$  = 2  $\Omega$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
Low Si	de Switch Dynamic Character	istics		1			
5.2.13	Rise-Time of LS	$t_{r(LS)}$				μs	
		(==)	0.4	0.9	1.4		$R_{\rm SR}$ = 0 $\Omega$
			_	2	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			2	5	11		$R_{\rm SR}$ = 51 k $\Omega$
5.2.14	Slew Rate LS switch off <sup>1)</sup>	$\Delta V_{OUT}$				V/µs	
		$t_{r(LS)}$	7.7	12	27	'	$R_{\rm SR} = 0 \ \Omega$
		I(LS)	_	5.4	_		$R_{\rm SR}^{\rm SR}$ = 5.1 k $\Omega$
			1	2.2	5.4		$R_{\rm SR}$ = 51 k $\Omega$
5.2.15	Switch off Delay Time LS	$t_{ m dr(LS)}$				μs	
		()	0.6	1.3	2		$R_{\rm SR}$ = 0 $\Omega$
			_	2.2	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			2	5	11		$R_{\rm SR}$ = 51 k $\Omega$
5.2.16	Fall-Time of LS	$t_{f(LS)}$				μs	
		( - 7	0.5	1	1.5		$R_{\rm SR}$ = 0 $\Omega$
			_	2	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			2	5	11		$R_{\rm SR}$ = 51 k $\Omega$
5.2.17	Slew Rate LS switch on <sup>1)</sup>	- $\Delta V_{OUT}$ /				V/µs	
		$t_{f(LS)}$	7.2	10.8	21.6		$R_{\rm SR}$ = 0 $\Omega$
		, ,	_	5.4	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			1	2.2	5.4		$R_{\rm SR}$ = 51 k $\Omega$
5.2.18	Switch on Delay Time LS	$t_{\sf df(LS)}$				μs	
		()	2	4	5		$R_{\rm SR}$ = 0 $\Omega$
			_	5.6	_		$R_{\rm SR}$ = 5.1 k $\Omega$
			5	15	25		$R_{\rm SR}$ = 51 k $\Omega$

<sup>1)</sup> Not subject to production test, calculated value;  $|\Delta V_{\text{OUT}}|/t_{\text{r(LS)}}$  or  $|-\Delta V_{\text{OUT}}|/t_{\text{f(LS)}}$ 

Data Sheet 14 Rev. 1.1, 2007-11-21





#### 5.3 Protection Functions

The device provides integrated protection functions. These are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not to be used for continuous or repetitive operation, with the exception of the current limitation (Chapter 5.3.4). In a fault condition the BTN7960 will apply the highest slew rate possible independent of the connected slew rate resistor. Overvoltage, overtemperature and overcurrent are indicated by a fault current  $I_{\text{IS(LIM)}}$  at the IS pin as described in the paragraph "Status Flag Diagnosis With Current Sense Capability" on Page 19 and Figure 12.

In the following the protection functions are listed in order of their priority. Overvoltage lock out overrides all other error modes.

#### 5.3.1 Overvoltage Lock Out

To assure a high immunity against overvoltages (e.g. load dump conditions) the device shuts the lowside MOSFET off and turns the highside MOSFET on, if the supply voltage is exceeding the over voltage protection level  $V_{\rm OV(OFF)}$ . The IC operates in normal mode again with a hysteresis  $V_{\rm OV(HY)}$  if the supply voltage decreases below the switch-on voltage  $V_{\rm OV(ON)}$ . In H-bridge configuration, this behavior of the BTN7960 will lead to freewheeling in highside during over voltage.

#### 5.3.2 Undervoltage Shut Down

To avoid uncontrolled motion of the driven motor at low voltages the device shuts off (output is tri-state), if the supply voltage drops below the switch-off voltage  $V_{\rm UV(OFF)}$ . The IC becomes active again with a hysteresis  $V_{\rm UV(HY)}$  if the supply voltage rises above the switch-on voltage  $V_{\rm UV(ON)}$ .

#### 5.3.3 Overtemperature Protection

The BTN7960 is protected against overtemperature by an integrated temperature sensor. Overtemperature leads to a shut down of both output stages. This state is latched until the device is reset by a low signal with a minimum length of  $t_{\rm reset}$  at the INH pin, provided that its temperature has decreased at least the thermal hysteresis  $\Delta T$  in the meantime.

Repetitive use of the overtemperature protection impacts lifetime.

#### 5.3.4 Current Limitation

The current in the bridge is measured in both switches. As soon as the current in forward direction in one switch (high side or low side) is reaching the limit  $I_{\rm CLx}$ , this switch is deactivated and the other switch is activated for  $t_{\rm CLS}$ . During that time all changes at the IN pin are ignored. However, the INH pin can still be used to switch both MOSFETs off. After  $t_{\rm CLS}$  the switches return to their initial setting. The error signal at the IS pin is reset after 2 \*  $t_{\rm CLS}$ . Unintentional triggering of the current limitation by short current spikes (e.g. inflicted by EMI coming from the motor) is suppressed by internal filter circuitry. Due to thresholds and reaction delay times of the filter circuitry the effective current limitation level  $I_{\rm CLx}$  depends on the slew rate of the load current dI/dt as shown in Figure 10.

Data Sheet 15 Rev. 1.1, 2007-11-21






Figure 9 Timing Diagram Current Limitation (Inductive Load)




Figure 10 Typical Current Limitation Level vs. Current Slew Rate dl/dt

Data Sheet 16 Rev. 1.1, 2007-11-21






Figure 11 Typical Current Limitation Detection Levels vs. Supply Voltage

In combination with a typical inductive load, such as a motor, this results in a switched mode current limitation. This method of limiting the current has the advantage of greatly reduced power dissipation in the BTN7960 compared to driving the MOSFET in linear mode. Therefore it is possible to use the current limitation for a short time without exceeding the maximum allowed junction temperature (e.g. for limiting the inrush current during motor start up). However, the regular use of the current limitation is allowed as long as the specified maximum junction temperature is not exceeded. Exceeding this temperature can reduce the lifetime of the device.

#### 5.3.5 Short Circuit Protection

The device is short circuit protected against

- output short circuit to ground
- output short circuit to supply voltage
- · short circuit of load

The short circuit protection is realized by the previously described current limitation in combination with the overtemperature shut down of the device.

Data Sheet 17 Rev. 1.1, 2007-11-21



## 5.3.6 Electrical Characteristics - Protection Functions

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm j}$  = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	I	Limit Va	lues	Unit	Conditions
			Min.	Тур.	Max.		
Under \	/oltage Shut Down						
5.3.1	Switch-ON Voltage	$V_{\rm UV(ON)}$	_	_	5.5	V	$V_{\rm S}$ increasing
5.3.2	Switch-OFF Voltage	$V_{UV(OFF)}$	4.0	_	5.4	V	$V_{\rm S}$ decreasing
5.3.3	ON/OFF hysteresis	$V_{\mathrm{UV(HY)}}$	_	0.2	_	V	_
Over Vo	oltage Lock Out						
5.3.4	Switch-ON Voltage	$V_{\rm OV(ON)}$	27.8	_	_	V	$V_{\rm S}$ decreasing
5.3.5	Switch-OFF Voltage	$V_{\mathrm{OV(OFF)}}$	28	_	30	V	$V_{\rm S}$ increasing
5.3.6	ON/OFF hysteresis	$V_{\mathrm{OV(HY)}}$	_	0.2	_	V	_
Current	Limitation						
5.3.7	Current Limitation Detection level High Side	$I_{CLH0}$	45	62	80	А	V <sub>S</sub> = 13.5 V
5.3.8	Current Limitation Detection level Low Side	$I_{CLL0}$	33	47	60	А	V <sub>S</sub> = 13.5 V
Current	Limitation Timing	I	II.				1
5.3.9	Shut OFF Time for HS and LS	$t_{CLS}$	70	115	210	μs	V <sub>S</sub> = 13.5 V
Therma	l Shut Down	11					,
5.3.10	Thermal Shut Down Junction Temperature	$T_{\rm jSD}$	155	175	200	°C	_
5.3.11	Thermal Switch ON Junction Temperature	$T_{\rm jSO}$	150	-	190	°C	-
5.3.12	Thermal Hysteresis	$\Delta T$	_	7	_	K	_
5.3.13	Reset Pulse at INH Pin (INH low)	$t_{reset}$	4	_	_	μs	_
	- I						



#### 5.4 Control and Diagnostics

#### 5.4.1 Input Circuit

The control inputs IN and INH consist of TTL/CMOS compatible schmitt triggers with hysteresis which control the integrated gate drivers for the MOSFETs. Setting the INH pin to high enables the device. In this condition one of the two power switches is switched on depending on the status of the IN pin. To deactivate both switches, the INH pin has to be set to low. No external driver is needed. The BTN7960 can be interfaced directly to a microcontroller, as long as the maximum ratings in **Chapter 4.1** are not exceeded.

#### 5.4.2 Dead Time Generation

In bridge applications it has to be assured that the highside and lowside MOSFET are not conducting at the same time, connecting directly the battery voltage to GND. This is assured by a circuit in the driver IC, generating a so called dead time between switching off one MOSFET and switching on the other. The dead time generated in the driver IC is automatically adjusted to the selected slew rate.

#### 5.4.3 Adjustable Slew Rate

In order to optimize electromagnetic emission, the switching speed of the MOSFETs is adjustable by an external resistor. The slew rate pin SR allows the user to optimize the balance between emission and power dissipation within his own application by connecting an external resistor  $R_{\rm SR}$  to GND.

#### 5.4.4 Status Flag Diagnosis With Current Sense Capability

The status pin IS is used as a combined current sense and error flag output. In normal operation (current sense mode), a current source is connected to the status pin, which delivers a current proportional to the forward load current flowing through the active high side switch. If the high side switch is inactive or the current is flowing in the reverse direction no current will be driven except for a marginal leakage current  $I_{\rm IS(LK)}$ . The external resistor  $R_{\rm IS}$  determines the voltage per output current. E.g. with the nominal value of 8.5k for the current sense ratio  $k_{\rm ILIS}$  =  $I_{\rm L}$  /  $I_{\rm IS}$ , a resistor value of  $R_{\rm IS}$  = 1 k $\Omega$  leads to  $V_{\rm IS}$  = ( $I_{\rm L}$  / 8.5 A)V. In case of a fault condition the status output is connected to a current source which is independent of the load current and provides  $I_{\rm IS(lim)}$ . The maximum voltage at the IS pin is determined by the choice of the external resistor and the supply voltage. In case of current limitation the  $I_{\rm IS(lim)}$  is activated for 2 \*  $t_{\rm CLS}$ .




Figure 12 Sense Current and Fault Current

Data Sheet 19 Rev. 1.1, 2007-11-21






Figure 13 Sense Current vs. Load Current

#### 5.4.5 Truth Table

Device State	Input	s	Outpu	ıts		Mode
	INH	IN	HSS	LSS	IS	
Normal Operation	0	Х	OFF	OFF	0	Stand-by mode
	1	0	OFF	ON	0	LSS active
	1	1	ON	OFF	CS	HSS active
Over-Voltage (OV)	Х	Х	ON	OFF	1	Shut-down of LSS,
						HSS activated,
						error detected
Under-Voltage (UV)	Х	Х	OFF	OFF	0	UV lockout
Overtemperature or Short	0	Х	OFF	OFF	0	Stand-by mode, reset of latch
Circuit of HSS or LSS	1	Х	OFF	OFF	1	Shut-down with latch, error detected
Current Limitation Mode	1	1	OFF	ON	1	Switched mode, error detected <sup>1)</sup>
	1	0	ON	OFF	1	Switched mode, error detected <sup>1)</sup>

<sup>1)</sup> Will return to normal operation after  $t_{CLS}$ ; Error signal is reset after  $2^*t_{CLS}$  (see Chapter 5.3.4)

Inputs	Switches	Status Flag IS
0 = Logic LOW	OFF = switched off	CS = Current sense mode
1 = Logic HIGH	ON = switched on	1 = Logic HIGH (error)
X = 0 or 1		

Data Sheet 20 Rev. 1.1, 2007-11-21



## 5.4.6 Electrical Characteristics - Control and Diagnostics

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm j}$  = -40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
Contro	I Inputs (IN and INH)	1			'	"	
5.4.1	High level Voltage INH, IN	$V_{ m INH(H)} \ V_{ m IN(H)}$	<b>-</b>	1.75 1.6	2.15	V	-
5.4.2	Low level Voltage INH, IN	$\begin{matrix} V_{\rm INH(L)} \\ V_{\rm IN(L)} \end{matrix}$	1.1	1.4	_	V	-
5.4.3	Input Voltage hysteresis	$V_{ m INHHY} \ V_{ m INHY}$		350 200		mV	-
5.4.4	Input Current high level	$I_{\rm INH(H)} \ I_{\rm IN(H)}$	-	30	150	μA	$V_{\rm IN} = V_{\rm INH} = 5.3  \rm V$
5.4.5	Input Current low level	$I_{\rm INH(L)} \\ I_{\rm IN(L)}$	_	25	125	μΑ	$V_{\rm IN} = V_{\rm INH} = 0.4 \text{ V}$
Curren	it Sense						
5.4.6	Current Sense ratio in static on- condition $k_{\rm ILIS}$ = $I_{\rm L}$ / $I_{\rm IS}$	k <sub>ILIS</sub>	6 5.5 5	8.5 8.5 8.5	11 11.5 12.5	10 <sup>3</sup>	$R_{\rm IS}$ = 1 k $\Omega$ $I_{\rm L}$ = 30 A $I_{\rm L}$ = 15 A $I_{\rm L}$ = 5 A
5.4.7	Maximum analog Sense Current, Sense Current in fault Condition	$I_{IS(lim)}$	4	5	6.5	mA	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 1k $\Omega$
5.4.8	Isense Leakage current	$I_{ISL}$	_	-	1	μA	$V_{\text{IN}} = 0 \text{ V or}$ $V_{\text{INH}} = 0 \text{ V}$
5.4.9	Isense Leakage current, active high side switch	$I_{ISH}$	_	1	80	μA	$V_{\text{IN}} = V_{\text{INH}} = 5 \text{ V}$ $I_{\text{L}} = 0 \text{ A}$

Data Sheet 21 Rev. 1.1, 2007-11-21



**Application Information** 

## 6 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

#### 6.1 Application Example




Figure 14 Application Example: H-Bridge with two BTN7960

Note: This is a simplified example of an application circuit. The function must be verified in the real application.

#### 6.2 Layout Considerations

Due to the fast switching times for high currents, special care has to be taken to the PCB layout. Stray inductances have to be minimized in the power bridge design as it is necessary in all switched high power bridges. The BTN7960 has no separate pin for power ground and logic ground. Therefore it is recommended to assure that the offset between the ground connection of the slew rate resistor, the current sense resistor and ground pin of the device (GND / pin 1) is minimized. If the BTN7960 is used in a H-bridge or B6 bridge design, the voltage offset between the GND pins of the different devices should be small as well.

A ceramic capacitor from VS to GND close to each device is recommended to provide current for the switching phase via a low inductance path and therefore reducing noise and ground bounce. A reasonable value for this capacitor would be about 470 nF.

The digital inputs need to be protected from excess currents (e.g. caused by induced voltage spikes) by series resistors in the range of 10 k $\Omega$ .

Data Sheet 22 Rev. 1.1, 2007-11-21



**Application Information** 

## 6.3 Half-bridge Configuration Considerations

Please note that, if the BTN7960 is used in a half-bridge configuration with the load connected between OUT and GND and the supply voltage is exceeding the Overvoltage Switch-OFF level  $V_{\rm OV(OFF)}$ , the implemented "Overvoltage Lock Out" feature leads to automatically turning on the high side switch, while turning off the low side switch, and therefore connecting the load to  $V_{\rm S}$ ; independently of the current IN- and INH-pin signals (see also "Truth Table" on Page 20). This will lead to current flowing through the load, if not otherwise configured.

It shall be insured that the power dissipated in the NovalithIC<sup>™</sup> does not exceed the maximum ratings. For further explanations see the application note "BTN79x0 Over Voltage (OV) Operation".




Figure 15 Application Example: Half-Bridge with a BTN7960 (Load to GND)

Note: This is a simplified example of an application circuit. The function must be verified in the real application.

Data Sheet 23 Rev. 1.1, 2007-11-21



**Package Outlines** 

## 7 Package Outlines

#### 7.1 PG-TO263-7-1




Figure 16 PG-TO263-7-1 (Plastic Green Transistor Single Outline Package)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: <a href="http://www.infineon.com/packages">http://www.infineon.com/packages</a>.

Dimensions in mm



**Package Outlines** 

#### 7.2 PG-TO220-7-11




Figure 17 PG-TO220-7-11 (Plastic Green Transistor Single Outline Package)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: <a href="http://www.infineon.com/packages">http://www.infineon.com/packages</a>.

Dimensions in mm



**Package Outlines** 

#### 7.3 PG-TO220-7-12




Figure 18 PG-TO220-7-12 (Plastic Transistor Single Outline Package)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: <a href="http://www.infineon.com/packages">http://www.infineon.com/packages</a>.

Dimensions in mm



**Revision History** 

## 8 Revision History

Revision	Date	Changes	
1.1	2007-11-21	New packages added;	
1.0	2007-11-06	Initial version Data Sheet	

Data Sheet 27 Rev. 1.1, 2007-11-21

Edition 2007-11-21

Published by Infineon Technologies AG 81726 Munich, Germany © 2007 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.