Chapter 18 Debug Support (DBG)

18.1 Main Features

This register allows the MCU to be configured in the debug state. It includes:

- Independent Watchdog (IWDG) enabled counters
- Window Watchdog (WWDG) enabled counters
- Timer1 enabled counters
- Timer2 enabled counters

18.2 Register Description

18.2.1 Debug MCU Configuration Register (DBGMCU CR)

Address: 0x7C0(CSR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	TIM2 _STO P	TIM1 _STO P	Rese	erved	DG_S	IWD G_ST OP		F	Reserve	d		STAN DBY	Reser ved	SLEE P

Bit	Name	Access	Description	Reset value	
[31:14]	Reserved	RW	Reserved	0	
13	TIM2_STOP	0: Timer 2's counter stops working.		0	
12	TIM1_STOP	PRW Timer 2 debug stop bit. The counter stops when the core enters the debug state. 1: Timer 2's counter stops working. 0: Timer 2's counter is still working normally.		0	
[10:11]	Reserved	RW	Reserved		
9	WWDG_STOP	RW	WWDG debug stop bit. The debug WWDG stops working when the core enters the debug state. 1: WWDG counter stops working. 0: WWDG counter is still working normally.		
8	IWDG_STOP	IWDG debug stop bit. The debug IWDG stops working		0	
[7:3]	Reserved	RW	Reserved	0	
2	STANDBY	RW	Debug the standby mode bits. 1: (FCLK on, HCLK on) The digital circuitry section is not powered down, and the FCLK and HCLK clocks are clocked by the internal RL oscillator. Alternatively, the microcontroller exits STANDBY mode and reset by generating a system reset is the same. 0: (FCLK off, HCLK off) The entire digital circuitry section is powered down. From the software point of view, exiting STANDBY mode is the same as a reset (except that some status bits indicate that the microcontroller has just exited from	0	

V1. 7 185 WH

			STANDBY state).	
1	Reserved	RO	Reserved	0
0	SLEEP	RO	Debug sleep mode bits. 1: (FCLK on, HCLK on) In Sleep mode, both FCLK and HCLK clocks are provided by the originally configured system clock. 0: (FCLK on, HCLK off) In Sleep mode, FCLK is provided by the originally configured system clock, and HCLK is off. Since Sleep mode does not reset the configured clock system, the software does not need to reconfigure the clock system when exiting from sleep mode.	0