



Chapter 2 Pinouts and Pin Definition

2.1 Pinouts









Note: The multiplexed functions in the pin diagram are abbreviated.

Example: A: ADC_ (A1: ADC_IN1, AET: ADC_RETR, AET2: ADC_IETR)

T1: TIM1_(T1C1: TIM1_CH1、T1C1N: TIM1_CH1N, T1BK: TIM1_BKIN, T1E: TIM1_ETR)

T2: TIM2 (T2C1: TIM2 CH1 ETR, T2C2: TIM2 CH2)

USART1_(RX: USART1_RX, TX: USART1_TX)

I2C_(SDA: I2C_SDA, SCL: I2C_SCL)

SPI_(SCK: SPI_SCK, NSS: SPI_NSS, MISO: SPI_MISO, MOSI: SPI_MOSI)

2.2 Pin Description

Note: The pin function descriptions in the table below are for all functions and do not relate to specific model products. Peripheral resources may vary between models, so please check the availability of this function according to the product model resource table before viewing.

Table 2-1 CH32V002 Pin definitions

Pin No.							Main	C1132 V 002 F III definitions	
				0	Pin	Pin	function		
OP8	SOP8 OFN12 SOP16		SOP16 OFN20	rssop20	name	type ⁽¹⁾	(after	Default alternate function	Remapping function ⁽²⁾
Š	0	S	0]	TSS			reset)		
-	0	-	0	-	V_{SS}	P	V_{SS}		
									TIM1_CH4_3/TIM1_ETR_1/
	11	0	10		DD 4(4)	1/0/4	DD 4	ADG DIZEDIO GIA ETD	TIM1_ETR_4/TIM1_ETR_5/
8	11	8	18	1	PD4 ⁽⁴⁾	I/O/A	PD4	ADC_IN7/TIM2_CH1_ETR	TIM1_ETR_6/TIM2_CH2_7/
									USART1_RTS_9/SPI_SCK_4
		0	10	2	DD 5(4)	T/O/A	DD.	ADG DISTUGARDITATIV	TIM2_CH4_3/USART1_RX_1/
8	-	9	19	2	PD5 ⁽⁴⁾	I/O/A	PD5	ADC_IN5/USART1_TX	USART1_CTS_9/SPI_MISO_4
		10	20	2	DD ((3)	T/O/A	DD.(ADC DIC/LICADET DV	TIM2_CH3_3/USART1_TX_1/
1	-	10	20	3	PD6 ⁽³⁾	I/O/A	PD6	ADC_IN6/USART1_RX	SPI_MOSI_4
	12	11	1	4	DD7	1/0	DD7	TIM2 CH4/DCT	TIM2_CH4_1/USART1_CTS_4/
-	12	11	1	4	PD7	I/O	PD7	TIM2_CH4/RST	USART1_CTS_5
									XI/TIM1_CH2_1/TIM1_CH2_9/
1	1	12	2	5	PA1 ⁽³⁾	I/O/A	PA1	ADC_IN1/TIM1_CH2	TIM2_CH2_5/TIM2_CH2_6/
									USART1_RX_8/SPI_SCK_5
									X0/TIM1_CH3_9/TIM1_CH2N_1/
									TIM1_CH2N_4/TIM1_CH2N_5/
3	2	13	3	6	PA2	I/O/A	PA2	ADC_IN0/TIM1_CH2N	TIM1_CH2N_6/TIM2_CH3_5/
									TIM2_CH3_6/TIM2_CH3_7/
									SPI_MOSI_5/ADC_IETR_1
2	-	14	4	7	V_{SS}	P	V_{SS}		
-	3	-	5	8	PD0	I/O	PD0	TIM1_CH1N	TIM1_CH1N_1/TIM1_CH3N_4/

Pin No.					Main				
SOP8	OFN12	SOP16	OFN20	TSSOP20	Pin name	Pin type ⁽¹⁾	function (after reset)	Default alternate function	Remapping function ⁽²⁾
									TIM1_CH3N_5/TIM1_CH3N_6/
									USART1_TX_2/I2C_SDA_1
4	4	15	6	9	$V_{ m DD}$	P	V_{DD}		
									TIM1_CH3_2/TIM1_CH1N_7/
									TIM1_CH1N_9/TIM2_CH1_ETR
-	5	16	7	10	PC0	I/O	PC0	TIM2_CH3	_4/
									TIM2_CH3_1/USART1_TX_3/
									SPI_NSS_1/SPI_MOSI_3
									TIM1_CH2N_7/TIM1_CH2N_9/
									TIM1_BKIN_2/TIM1_BKIN_3/
									TIM2_CH1_ETR_1/TIM2_CH2_4
5	-	1	8	11	PC1	I/O	PC1	I2C_SDA/SPI_NSS	/
									TIM2_CH1_ETR_3/TIM2_CH4_2
									/
									USART1_RX_3/SPI_NSS_5
								TIM1_BKIN/USART1_RTS	TIM1_CH3N_7/TIM1_CH3N_9/
6		2	9	12	PC2	I/O	PC2	/	TIM2_CH2_2/USART1_RTS_2/
	-	۷	9	12	102	1/0	1 02	I2C_SCL	TIM1_BKIN_1/TIM1_ETR_3/
								12C_SCL	ADC_RETR_1
									TIM1_CH3_1/TIM1_CH3_5/
-	6	3	10	13	PC3	I/O	PC3	TIM1_CH3	TIM1_CH1N_2/TIM1_CH1N_3/
									TIM2_CH3_4/USART1_CTS_2
								ADC IN2/TIM1 CH4/MC	TIM1_CH1_3/TIM1_CH1_7/
7	7	4	11	14	PC4	I/O	PC4	ADC_IN2/TIM1_CH4/MC	TIM1_CH1_8/TIM1_CH4_1/
								О	TIM1_CH2N_2/USART1_RX_9/

Pin No.					Main					
SOP8	OFN12	SOP16	OFN20	TSSOP20	Pin name	Pin type ⁽¹⁾	function (after reset)	Default alternate function	Remapping function ⁽²⁾	
									SPI_NSS_2/SPI_NSS_6/	
									TIM1_CH2_7/TIM1_CH2_8/	
									TIM1_CH3_3/TIM1_ETR_2/	
-	-	-	12	15	PC5	I/O	PC5	TIM1_ETR/SPI_SCK	TIM2_CH1_ETR_2/USART1_TX	
									_6/	
									RST_2/I2C_SCL_2/SPI_SCK_1	
									TIM1_CH1_2/TIM1_CH3_7/	
				16				SPI_MOSI	TIM1_CH3_8/TIM1_CH3N_3/	
-	8	5	13		PC6	I/O	PC6		USART1_RX_6/USART1_CTS_1/	
									USART1_CTS_3/SPI_MOSI_1/	
									I2C_SDA_2	
									TIM1_CH2_2/TIM1_CH2_3/	
									TIM1_CH4_7/TIM1_CH4_8/	
						I/O	PC7	SPI_MISO	TIM2_CH2_3/USART1_CTS_6/	
-	9	6	14	17	PC7				USART1_CTS_7/USART1_RTS_	
									1/	
									USART1_RTS_3/SPI_MISO_1/	
									SPI_MISO_6	
									TIM1_CH4_4/TIM1_CH4_5/	
								TIM1_CH3N/SWIO/	TIM1_CH3N_1/TIM1_CH3N_2/	
8	10	7	15	18	PD1 ⁽⁴⁾	I/O/A	PD1	ADC IETR	USART1_TX_4/USART1_RX_2/	
								712 C_1E710	USART1_RX_5/I2C_SCL_1/	
									I2C_SDA_4	
		_	16	19	PD2	I/O/A	PD2	ADC_IN3/TIM1_CH1	TIM1_CH1_1/TIM1_CH2N_3/	
			10	* /		L 0/11	1.172	125 C_11.0/111111_C111	TIM2_CH3_2/USART1_CTS_8/	

SOP8		SOP16		TSSOP20	Pin name	Pin type ⁽¹⁾	Main function (after reset)	Default alternate function	Remapping function ⁽²⁾
									SPI_SCK_2
									TIM1_CH4_2/TIM2_CH1_ETR_7
			17	20	DD2	I/O/A	DD2	ADC_IN4/TIM2_CH2/	/
-	-	-	17	20	PD3	I/O/A	PD3	USART1_CTS/ADC_RETR	TIM2_CH2_1/USART1_RTS_8/
									SPI_NSS_4/SPI_MOSI_2

Note 1: Explanation of table abbreviations:

I = TTL/CMOS level Schmitt input; O = CMOS level tri-state output.

A = Analog signal input or output; P = Power supply.

Note 2: The underlined value of the remapping function indicates the configuration value of the corresponding bit in the AFIO register. For example: TIM1_CH4_3 indicates that the corresponding bit configuration of the AFIO register is 011b.

Note 3: For the CH32V002J4M6 chip, the PA1 and PD6 pins are short-connected and sealed inside the chip, which forbids the two I/O to be configured as the output function.

Note 4: For the CH32V002J4M6 chip, the PD1, PD4 and PD5 pins are short connected and sealed inside the chip, and any two or more of the three I/O are prohibited from being configured as output functions.

2.3 Pin Alternate Functions

Note: The pin function descriptions in the table below are for all functions and do not relate to specific model products. Peripheral resources may vary between models, so please check the availability of this function according to the product model resource table before viewing.

Table 2-3 Pin alternate and remapping functions

PA1	Alternate Pin	ADC	TIM1	TIM2	USART	SYS	I2C	SPI
PA2		ADC_IN1	TIM1_CH2_1		USART1_RX_8	XI		SPI_SCK_5
PC0	PA2	_	TIM1_CH2N TIM1_CH2N_1 TIM1_CH2N_4 TIM1_CH2N_5	TIM2_CH3_6		XO		SPI_MOSI_5
PC1	PC0		TIM1_CH1N_7	R_4 TIM2_CH3	USART1_TX_3			
PC2 ADC_RETR_1 TIM1_CH3N_9 TIM1_BKIN 1 TIM1_ETR_3 TIM2_CH2_2 VSART1_RTS_2 USART1_RTS USART1_RTS_2 12C_SCL	PC1		TIM1_CH2N_9 TIM1_BKIN_2	R_1 TIM2_CH1_ET R_3 TIM2_CH2_4	USART1_RX_3		I2C_SDA	
PC3 TIM1_CH3_1 TIM2_CH3_4 USART1_CTS_2 TIM1_CH1N_2 TIM1_CH1N_3 TIM1_CH1_5 PC4 ADC_IN2 TIM1_CH4 TIM1_CH4_1 TIM1_CH2N_2 TIM1_CH2N_2 TIM1_CH2N_2 TIM1_CH2N_2 TIM1_CH3_1 TIM1_CH4_1 TIM1_CH2N_2 TIM1_CH3_1 TIM1_CH3_1 TIM1_CH3_1 TIM1_CH3_1 TIM1_CH3_1 TIM1_CH3_1 TIM1_CH3_2 TIM1_CH3_1 TIM1_CH3_2 TIM1_CH3_1 TIM1_CH3_2 T	PC2	ADC_RETR_1	TIM1_CH3N_9 TIM1_BKIN TIM1_BKIN_1	TIM2_CH2_2	_		I2C_SCL	
PC4 ADC_IN2 TIM1_CH1_7 TIM1_CH1_8 TIM1_CH4 TIM1_CH4_1 TIM1_CH2N_2 USART1_RX_9 MCO SPI_NSS_2 SPI_NSS_6	PC3		TIM1_CH3_1 TIM1_CH3_5 TIM1_CH1N_2	TIM2_CH3_4	USART1_CTS_2			
PC5 TIM1_CH2_7 TIM2_CH1_ET USART1_TX_6 RST_2 I2C_SCL_2 SPI_SCK	PC4	ADC_IN2	TIM1_CH1_7 TIM1_CH1_8 TIM1_CH4 TIM1_CH4_1		USART1_RX_9	MCO		
	PC5		TIM1_CH2_7	TIM2_CH1_ET	USART1_TX_6	RST_2	I2C_SCL_2	SPI_SCK

Alternate Pin	ADC	TIM1	TIM2	USART	SYS	I2C	SPI
		TIM1_CH2_8	R_2				SPI_SCK_1
		TIM1_CH3_3					
		TIM1_ETR					
		TIM1_ETR_2					
		TIM1_CH1_2		USART1_RX_6			
PC6		TIM1_CH3_7		USART1_RX_0		I2C SDA 2	SPI_MOSI
rco		TIM1_CH3_8		USART1_CTS_1		12C_SDA_2	SPI_MOSI_1
		TIM1_CH3N_3		USARII_CIS_5			
		TIM1_CH2_2		USART1_CTS_6			CDI MICO
DC7		TIM1_CH2_3	TIMO CHO 2	USART1_CTS_7			SPI_MISO
PC7		TIM1_CH4_7	TIM2_CH2_3	USART1_RTS_1			SPI_MISO_1
		TIM1_CH4_8		USART1_RTS_3			SPI_MISO_6
		TIM1_CH1N					
		TIM1_CH1N_1					
PD0		TIM1_CH3N_4		USART1_TX_2		I2C_SDA_1	
		TIM1_CH3N_5					
		TIM1_CH3N_6					
		TIM1_CH4_4					
		TIM1_CH4_5		USART1_TX_4			
PD1	ADC_IETR	TIM1_CH3N		USART1_RX_2	SWIO	I2C_SCL_1	
		TIM1_CH3N_1		USART1_RX_5	SWDIO	I2C_SDA_4	
		TIM1_CH3N_2					
		TIM1 CH1					
PD2	ADC_IN3	TIM1_CH1_1	TIM2 CH3 2	USART1_CTS_8			SPI_SCK_2
	_	TIM1_CH2N_3					
			TIM2 CH1 ET				
	ADC_IN4		R 7	USART1_CTS			SPI_NSS_4
PD3	ADC_RETR	TIM1_CH4_2	_	USART1_RTS_8			SPI_MOSI_2
	_		TIM2_CH2_1				
		TIM1_CH4_3					
		TIM1_ETR_1	TIM2_CH1_ET				
PD4	ADC IN7	TIM1_ETR_4	R	USART1_RTS_9			SPI_SCK_4
	_ `	TIM1_ETR_5	TIM2_CH2_7	OSARII_RIS_9			
		TIM1_ETR_6	111112_0112_/				
				USART1_TX			
PD5	ADC_IN5		TIM2_CH4_3	USART1_RX_1			SPI_MISO_4
	120_110			USART1_CTS_9			21.1.1100_1
				USART1_TX_1			
PD6	ADC_IN6		TIM2_CH3_3	USARTI_TX_T			SPI_MOSI_4
			TIM2_CH4	USART1_CTS_4			
PD7			_		RST		
			TIM2_CH4_1	USART1_CTS_5			