

## Chapter 10 Advanced-control Timer (ADTM)

The Advanced-control timer Module contains a powerful 16-bit auto-reload timer, TIM1, which can be used to measure pulse width or generate pulses, PWM waves, etc. It is used in motor control, power supply, etc.

### 10.1 Main Features

The main features of the advanced-control timer TIM1 include.

- 16-bit auto-reload counter supporting incremental counting mode, decremental counting mode and incremental and decremental counting mode.
- 16-bit prescaler with dynamically adjustable crossover coefficients from 1 to 65536.
- Support for four independent comparison capture channels.
- Each comparison capture channel supports multiple operating modes, such as: input capture, output comparison, PWM generation and single pulse output.
- Complementary outputs supporting programmable dead time.
- Support for external signals to control the timer.
- Support for updating the timer after a defined period using a repeat counter.
- Support for resetting the timer or placing it in the OK state using the brake signal.
- Support for the use of DMA in multiple modes.
- Support for incremental encoders.
- Support cascading and synchronization between timers.

### 10.2 Principle and Structure

This section deals with the internal construction of advanced-control timers.

#### 10.2.1 Overview

As shown in Figure 10-1, the structure of the advanced-control timer can be roughly divided into three parts, namely the input clock part, the core counter part and the compare capture channel part.


The advanced-control timer can be clocked from the HB bus clock (CK\_INT), from an external clock input pin (TIMx\_ETR), from other timers with clock output (ITRx), or from the input of the compare capture channel (TIMx\_CHx). These input clock signals become the CK\_PSC clock after various set filtering and dividing operations and are output to the core counter section. In addition, these complex clock sources can also be output as TRGO to other peripherals such as timers and ADCs.

The core of the advanced-control timer is a 16-bit counter (CNT), and the CK\_PSC is divided by a prescaler (PSC) to become the CK\_CNT and output to the CNT. An auxiliary counter counts the number of times the ATRLR reloads the initial value for the CNT and generates a specific event when the count reaches the number set in the Repeat Count Register (RPTCR).

The advanced-control timer has four sets of compare capture channels, each of which can input pulses from exclusive pins or output waveforms to the pins, i.e., the compare capture channels support both input and output modes. The input of each channel of the compare capture register supports filtering, dividing and edge detection operations, and supports mutual triggering between channels, as well as providing a clock for the core counter


CNT. Each compare capture channel has a set of compare capture registers (CHxCVR) that support comparison with the main counter (CNT) to output pulses.

Figure 10-1 Block diagram of advanced-control timer structure



## 10.2.2 Clock Input

Figure 10-2 Block diagram of CK\_PSC source for advanced-control timer



The advanced-control timer CK\_PSC has many clock sources and can be divided into 4 categories.

- 1) The advanced-control timer CK\_PSC has many clock sources and can be divided into 4 categories.
- 2) Internal HB clock input route: CK\_INT.
- 3) Route from the comparison capture channel pin (TIMx\_CHx): TIMx\_CHx → TIx → TIxFPx, this route is also used in encoder mode.
- 4) Inputs from other internal timers: ITRx.

The actual operation can be divided into 4 categories by determining the choice of input pulse for the SMS of the CK\_PSC source.

- 1) Selection of the internal clock source (CK\_INT).
- 2) External clock source mode 1.
- 3) External clock source mode 2.
- 4) Encoder mode.

All 4 clock source sources mentioned above can be selected by these 4 operations.

### 10.2.2.1 Internal clock source (CK\_INT)

If the SMS field is held at 000b to start the advanced-control timer, then it is the internal clock source (CK\_INT) that is selected as the clock. At this point CK\_INT is CK\_PSC.

### 10.2.2.2 External Clock Source Mode 1

When the SMS domain is set to 111b, external clock source mode 1 is enabled. When external clock source 1 is enabled, TRGI is selected as the source of CK\_PSC. It is worth noting that the source of TRGI also needs to be selected by configuring the TS domain. The TS domain can select the following types of pulses as clock sources.

- 1) Internal trigger (ITRx, x is 0,1,2,3).
- 2) Comparison of the signal after capturing channel 1 through the edge detector (TI1F\_ED).
- 3) Comparison of signals TI1FP1, TI2FP2 of the capture channel.
- 4) The signal ETRF from the external clock pin input.

### 10.2.2.3 External Clock Source Mode 2

Use external trigger mode 2 to count on every rising edge of the external clock pin input. When the

ECE position is set, the external clock source mode 2 is used. when using the external clock source mode 2, ETRF is selected as CK\_PSC. the ETR pin becomes ETRP after passing through the optional inverter (ETP), divider (ETPS), and then ETRF after passing through the filter (ETF).

With the ECE position bit and the SMS set to 111b, this is equivalent to the TS selecting ETRF as an input.

#### 10.2.2.4 Encoder Mode

Setting the SMS to 001b, 010b, 011b will enable the encoder mode. Enabling encoder mode allows you to select a specific level in TI1FP1 and TI2FP2 to signal the output with another jump edge as the signal. This mode is used when an external encoder is used. Refer to Section 10.3.9 for specific functions.


### 10.2.3 Counters and Peripherals

CK\_PSC is input to the prescaler (PSC) for dividing. the PSC is 16-bit and the actual dividing factor is equal to the value of R16\_TIMx\_PSC + 1. CK\_PSC goes through the PSC and becomes CK\_INT. changing the value of R16\_TIM1\_PSC does not take effect in real time, but is updated to the PSC after an update event. the update event includes a UG bit clear and reset. The core of the timer is a 16-bit counter (CNT). CK\_CNT is eventually fed to the CNT, which supports incremental count mode, decremental count mode, and incremental and decremental count modes, and has an Automatic Reload Register (ATRLR) that reloads the initial value for the CNT at the end of each count cycle. There is also an auxiliary counter that keeps track of the number of times the ATRLR reloads the initial value for the CNT and can generate a specific event when the number of times set in the Repeat Count Register (RPTCR) is reached.

#### 10.2.4 Compare/capture Channels and Perimeters

The core of the timer is the compare/capture register, which is complemented by digital filtering, frequency division and inter-channel multiplexing in the peripheral input section, comparator and output control in the output section.

Figure 10-3 Block diagram of the structure of the comparison capture channel



The structure block diagram of the comparison capture channel is shown in Figure 10-3. The signal is input from the channel x pin and optionally made as **TIx** (the source of **TI1** can be more than just **CH1**, see the structure block diagram of timer 10-1), **TI1** is passed through the filter (**ICF[3:0]**) to generate **TI1F**, and then divided into **TI1F\_Rising** and **TI1F\_Falling** through the edge detector, these two signals are selected (**CC1P**) to generate **TI1FP1**, **TI1FP1** and **TI2FP1** from channel 2 are sent together to **CC1S** to select to become **IC1**, which is sent to the comparison capture register after **ICPS** dividing.

The compare capture register consists of a preload register and a shadow register, and the read/write process

operates only on the preload register. In capture mode, the capture occurs on the shadow register and is then copied to the preload register; in compare mode, the contents of the preload register are copied to the shadow register, and then the contents of the shadow register are compared to the core counter (CNT).

### 10.3 Functionality and Implementation

The implementation of the complex functions of the advanced-control timer are all achieved by the operation of the timer's compare capture channel, clock input circuit and counter and peripheral parts. The clock input to the timer can come from multiple clock sources, including the input to the compare capture channel. The operation of the compare capture channel and clock source selection directly determines its function. The compare capture channel is bidirectional and can operate in both input and output modes.

#### 10.3.1 Input Capture Mode

The input capture mode is one of the basic functions of the timer. The principle of input capture mode is that a capture event occurs when a determined edge on the ICxPS signal is detected, and the current value of the counter is latched into the compare capture register (R16\_TIMx\_CHCTLRx). When a capture event occurs, CCxIF (in R16\_TIMx\_INTFR) is set, and if an interrupt or DMA is enabled, the corresponding interrupt or DMA is also generated. If CCxIF is already set when a capture event occurs, the CCxOF bit is set. CCxIF can be cleared by software, or by hardware by reading the compare capture register. CCxOF is cleared by software. An example of channel 1 to illustrate the steps to use the input capture mode is as follows.

- 1) Configure the CCxS domain to select the source of the ICx signal. For example, set to 10b and select TI1FP1 as the source of IC1 instead of using the default setting, where the CCxS domain defaults to making the comparison capture module the output channel.
  - 2) Configure the ICxF domain to set the digital filter for the TI signal. The digital filter will sample the signal at a determined frequency, a determined number of times, and then output a hop. This sampling frequency and number of times is determined by ICxF.
  - 3) Configure the CCxP bit to set the polarity of the TIxFPx. For example, keeping the CC1P bit low and selecting rising edge jumps.
  - 4) Configure the ICxPS domain to set the ICx signal to be the crossover factor between ICxPS. For example, keeping ICxPS at 00b, without crossover.
  - 5) Configure the CCxE bit to allow capturing the value of the core counter (CNT) into the compare capture register. Set the CC1E bit.
  - 6) Configure the CCxIE and CCxDE bits as needed to determine whether to allow enable interrupts or DMA.
- This completes the comparison capture channel configuration.

When a captured pulse is input to TI1, the value of the core counter (CNT) is recorded in the compare capture register, CC1IF is set, and the CC1OF bit is set when CC1IF has been set before. If the CC1IE bit is set, then an interrupt is generated; if CC1DE is set, a DMA request is generated. An input capture event can be generated by software by writing the event generation register (TIMx\_SWEVGR).

#### 10.3.2 Compare Output Modes

The compare output mode is one of the basic functions of the timer. The principle of the compare output mode is to output a specific change or waveform when the value of the core counter (CNT) agrees with the value of the compare capture register. The OCxM field (in R16\_TIMx\_CHCTLRx) and the CCxP bit (in R16\_TIMx\_CCER) determine whether the output is a definite high or low level or a level flip. The CCxIF bit is also set when a compare coherent event is generated. If the CCxIE bit is pre-set, an interrupt will be generated; if the CCxDE bit is pre-set, a DMA request will be generated.

To configure to compare output modes, proceed as follows.

- 1) Configuring the clock source and auto-reload value of the core counter (CNT).
- 2) Setting the count value to be compared to the comparison capture register (R16\_TIMx\_CHxCVR).
- 3) If an interrupt needs to be generated, set the CCxIE bit.
- 4) Keeping OCxPE at 0 to disable the preload register of the compare register.

- 5) Setting the output mode, setting the OCxM field and the CCxP bit.
- 6) Enable the output, setting the CCxE bit.
- 7) Set the CEN bit to start the timer.

### 10.3.3 Forced Output Mode

The output pattern of the timer's compare capture channel can be forced by software to output a determined level without relying on comparison of the compare capture register's shadow register with the core counter. This is done by setting OCxM to 100b, which forces OCxREF to low, or by setting OCxM to 101b, which forces OCxREF to high.

Note that by forcing OCxM to 100b or 101b, the comparison process of the internal core counters and compare capture registers is still going on, the corresponding flags are still set, and interrupts and DMA requests are still being generated.

### 10.3.4 PWM Input Mode

The PWM input mode is used to measure the duty cycle and frequency of PWM and is a special case of the input capture mode. The operation is the same as input capture mode except for the following differences: PWM occupies two compare capture channels and the input polarity of the two channels is set to opposite, one of the signals is set as trigger input and SMS is set to reset mode.

For example, to measure the period and frequency of the PWM wave input from TI1, the following operations are required.

- 1) Set TI1 (TI1FP1) to be the input of IC1 signal. Set CC1S to 01b.
- 2) Set TI1FP1 to rising edge active. Holding CC1P at 0.
- 3) Set TI1 (TI1FP2) as the input of IC2 signal. Set CC2S to 10b.
- 4) Select TI1FP2 to set to falling edge active. Set CC2P to 1.
- 5) Select TI1FP1 as the source of the clock source. set TS to 101b.
- 6) Set the SMS to reset mode, i.e. 100b.
- 7) Enables input capture. cc1e and cc2e are set.

Thus the value of compare capture register 1 is the period of the PWM, and the value of compare capture register 2 is its duty cycle.

### 10.3.5 PWM Output Mode

PWM output mode is one of the basic functions of the timer. PWM output mode is most commonly used to determine the PWM frequency using the reload value and the duty cycle using the capture comparison register. Set 110b or 111b in the OCxM field to use PWM mode 1 or mode 2, set the OCxPE bit to enable the preload register, and finally set the ARPE bit to enable automatic reload of the preload register. Since the value of the preload register can only be sent to the shadow register when an update event occurs, the UG bit needs to be set to initialize all registers before the core counter starts counting. In PWM mode, the core counter and the compare capture register are always comparing, and depending on the CMS bit, the timer is able to output edge-aligned or center-aligned PWM signals.

#### ● Edge alignment

When edge alignment is used, the core counter is incremented or decremented, and in the PWM mode 1 scenario, OCxREF is high when the core counter value is greater than the compare capture register, and low when the core counter value is less than the compare capture register (e.g., when the core counter grows to the value of R16\_TIMx\_ATRLR and reverts to all zeros).

#### ● Central alignment


When using the central alignment modes, the core counter runs in alternating incremental and decremental count modes, and OCxREF makes rising and falling jumps when the values of the core counter and the compare capture register match. However, the comparison flags are set at different times in the three central alignment modes. When using the central alignment modes, it is best to generate a software update flag (set the UG bit) before starting the core counter.

### 10.3.6 Complementary Outputs and Dead Zones

The comparison capture channel generally has two output pins (comparison capture channel 4 has only one output pin) and can output two complementary signals (OCx and OCxN). OCx and OCxN can be independently set for polarity via the CCxP and CCxNP bits, independently set for output enable via CCxE and CCxNE, and independently set for output enable via the MOE, OIS, OISN, OSSI, and OSSR bits for deadband and other controls. Enabling the OCx and OCxN outputs simultaneously will insert a deadband, and each channel has a 10-bit deadband generator. OCx and OCxN are generated by the OCxREF association. If both OCx and OCxN are high active, then OCx is the same as OCxREF except that the rising edge of OCx is equivalent to OCxREF with a delay, and OCxN is the opposite of OCxREF in that its rising edge will have a delay relative to the falling edge of the reference signal. If the delay is greater than the effective output width, the corresponding pulse will not be generated.

The relationship between OCx and OCxN and OCxREF is illustrated in Figure 10-4, which shows the dead zone.

Figure 10-4 Complementary outputs and deadband



### 10.3.7 Brake Signal

When the brake signal is generated, the output enable signal and invalid level are modified according to the MOE, OIS, OISN, OSSI, and OSSR bits. However, OCx and OCxN will not be at the active level at any time. The source of the brake event can come from the brake input pin or it can be a clock failure event which is generated by the CSS (Clock Safety System).

After system reset, the brake function is disabled by default (MOE bit is low), and setting the BKE bit enables the brake function. The polarity of the input brake signal can be set by setting BKP, and the BKE and BKP signals can be written at the same time, and there is a delay of one HB clock before the actual writing, so you need to wait for one HB cycle to read the written value correctly.

At the presence of the selected level on the brake pin the system will generate the following actions.

- 1) The MOE bit is cleared asynchronously, setting the output to an invalid, idle or reset state, depending on the setting of the SOOI bit.
- 2) After the MOE has been cleared, each output channel outputs a level determined by OISx.
- 3) When using complementary outputs: the outputs are placed in a null state, depending on the polarity.
- 4) If the BIE is set, an interrupt is generated when the BIF is set; if the BDE bit is set, a DMA request is generated.
- 5) If the AOE is set, the MOE bit is automatically set at the next update event UEV.


### 10.3.8 Single Pulse Mode

Single pulse mode can be used to allow the microcontroller to respond to a specific event by causing it to generate a pulse after a delay, with the delay and width of the pulse programmable. Placing the OPM bit allows the core counter to stop when the next update event UEV is generated (counter flips to 0).

As shown in Figure 10-5, a positive pulse of length Tpulse needs to be generated on OC1 after a delay Tdelay at the beginning of a rising edge detected on the TI2 input pin.



Figure 10-5 Generation of single pulse



- 1) Set **TI2** to trigger. Setting the **CC2S** field to 01b to map **TI2FP2** to **TI2**; setting the **CC2P** bit to 0b to set **TI2FP2** as rising edge detection; setting the **TS** field to 110b to set **TI2FP2** as trigger source; setting the **SMS** field to 110b to set **TI2FP2** to be used to start the counter.
- 2)  $t_{\text{delay}}$  is determined by the value of the Compare Capture Register, and  $t_{\text{pulse}}$  is determined by the value of the Auto Reload Value Register and the Compare Capture Register.

### 10.3.9 Encoder Mode

The encoder mode is a typical application of the timer and can be used to access the biphasic output of the encoder. The counting direction of the core counter is synchronized with the direction of the encoder's rotation axis, and each pulse output from the encoder will cause the core counter to add or subtract one. To use the encoder, set the **SMS** field to 001b (count only on **TI2** edge), 010b (count only on **TI1** edge) or 011b (count on both **TI1** and **TI2** edges), connect the encoder to the input of comparison capture channels 1 and 2, and set a value for the reload value register, which can be set to a larger value. When in encoder mode, the internal compare capture register, prescaler, repeat count register, etc. of the timer are working normally. The following table shows the relationship between the counting direction and the encoder signal.

Table 10-1 Relationship between counting direction and encoder signal of timer encoder mode

Counting effective edges	The level of relative signals	TI1FP1 signal edge		TI2FP2 signal	
		Rising edge	Falling edge	Rising edge	Falling edge
Counting at <b>TI1</b> edge only	high	Downward counting	Upward counting	No count	
	low	Upward counting	Downward counting		
Counting at <b>TI2</b> edge only	high	No count		Upward counting	Downward counting
	low			Downward counting	Upward counting
Double edge counting at <b>TI1</b> and <b>TI2</b>	high	Downward counting	Upward counting	Upward counting	Downward counting
	low	Upward counting	Downward counting	Downward counting	Upward counting

### 10.3.10 Timer Synchronization Mode

Timers are capable of outputting clock pulses (**TRGO**) and receiving inputs from other timers (**ITRx**). The

source of ITRx (TRGO from other timers) is different for different timers. The timer internal trigger connections are shown in Table 10-2.

Table 10-2 TIMx internal trigger connections

Slave timer	ITR0(TS=000)	ITR1(TS=001)	ITR2(TS=010)	ITR3(TS=011)
TIM1		TIM2		
TIM2	TIM1			

### 10.3.11 Debug Mode

When the system enters debug mode, the timer continues to run or stops according to the settings of the DBG module.

## 10.4 Register Description

Table 10-3 TIM1-related registers list

Name	Access address	Description	Reset value
R16 TIM1_CTLR1	0x40012C00	Control register 1	0x0000
R16 TIM1_CTLR2	0x40012C04	Control register 2	0x0000
R16 TIM1_SMCFR	0x40012C08	Slave mode control register	0x0000
R16 TIM1_DMAINTENR	0x40012C0C	DMA/interrupt enable register	0x0000
R16 TIM1_INTFR	0x40012C10	Interrupt status register	0x0000
R16 TIM1_SWEVGR	0x40012C14	Event generation register	0x0000
R16 TIM1_CHCTLR1	0x40012C18	Compare/capture control register 1	0x0000
R16 TIM1_CHCTLR2	0x40012C1C	Compare/capture control register 2	0x0000
R16 TIM1_CCER	0x40012C20	Compare/capture enable register	0x0000
R16 TIM1_CNT	0x40012C24	Counters	0x0000
R16 TIM1_PSC	0x40012C28	Counting clock prescaler	0x0000
R16 TIM1_ATRLR	0x40012C2C	Auto-reload value register	0xFFFF
R16 TIM1_RPTCR	0x40012C30	Recurring count value register	0x0000
R32 TIM1_CH1CVR	0x40012C34	Compare/capture register 1	0x00000000
R32 TIM1_CH2CVR	0x40012C38	Compare/capture register 2	0x00000000
R32 TIM1_CH3CVR	0x40012C3C	Compare/capture register 3	0x00000000
R32 TIM1_CH4CVR	0x40012C40	Compare/capture register 4	0x00000000
R16 TIM1_BDTR	0x40012C44	Brake and deadband registers	0x0000
R16 TIM1_DMACFGR	0x40012C48	DMA control register	0x0000
R16 TIM1_DMAADR	0x40012C4C	DMA address register for continuous mode	0x0000

### 10.4.1 Control Register 1 (TIM1\_CTLR1)

Offset address: 0x00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CAP LVL	CAP OV	Reserved				CKD[1:0]	ARPE	CMS[1:0]	DIR	OPM	URS	UDIS	CEN		

Bit	Name	Access	Description	Reset value
15	CAPLVL	RW	In double-edge capture mode, the capture level indication is enabled. 0: Disable the indication function 1: Enable the indication function. <i>Note: When enabled, [16] of CHxCVR indicates the level corresponding to the capture value.</i>	0
14	CAPOV	RW	Capture value mode configuration. 0: The capture value is the value of the actual counter 1: The CHxCVR value is 0xFFFF when a counter	0

			overflow is generated before capture.	
[13:10]	Reserved	RO	Reserved	0
[9:8]	CKD[1:0]	RW	These 2 bits define the division ratio between the timer clock (CK_INT) frequency, the dead time and the sampling clock used by the dead time generator and the digital filter (ETR,TIx). 00: Tdts=Tck_int 01: Tdts = 2 x Tck_int 10: Tdts = 4 x Tck_int 11: Reserved.	0
7	ARPE	RW	Auto-reload preload enable bit. 1: Enables the Automatic Reload Value Register (ATRLR). 0: Auto Reload Value Register (ATRLR) is disabled.	0
[6:5]	CMS[1:0]	RW	Central alignment mode selection. 00: Edge-aligned mode. The counter counts up or down based on the direction bit (DIR). 01: Central alignment mode 1. The counter counts up and down alternately. The output compare interrupt flag bit of the channel configured as output (CCxS=00 in the CHCTLRx register) is set only when the counter counts down. 10: Central alignment mode 2. The counter counts up and down alternately. The output compare interrupt flag bit of the channel configured as output (CCxS=00 in the CHCTLRx register) is set only when the counter counts up. 11: Central alignment mode 3. The counter counts up and down alternately. The output compare interrupt flag bit of the channel configured as output (CCxS=00 in the CHCTLRx register) is set when the counter counts both up and down. <i>Note: When the counter is enabled (CEN=1), the transition from edge-aligned mode to center-aligned mode is not allowed.</i>	0
4	DIR	RW	Counting direction. 0: the counter's counting mode is incremental. 1: The counting mode of the counter is decimal counting. <i>Note: This bit is not valid when the counter is configured in central alignment mode or encoder mode.</i>	0
3	OPM	RW	Single pulse mode. 1: The counter stops (clearing the CEN bit) when the next update event occurs. 0: The counter does not stop when the next update event occurs.	0
2	URS	RW	Update request source, by which the software selects the source of the UEV event. 1: If an update interrupt or DMA request is enabled, only an update interrupt or DMA request is generated if the counter overflows/underflows. 0: If an update interrupt or DMA request is enabled, an update interrupt or DMA request is generated by any of the following events. -Counter overflow/underflow -Setting the UG position - Updates generated by the slave mode controlled	0
1	UDIS	RW	Disable updates, the software allows/disables the generation of UEV events by means of this bit.	0

			<p>1: UEV is disabled. no update event is generated and the registers (ARR, PSC, CCRx) keep their values. If the UG bit is set or a hardware reset is issued from the mode controller, the counters and prescaler are reinitialized.</p> <p>0: UEV is allowed. update (UEV) events are generated by any of the following events:</p> <ul style="list-style-type: none"> <li>-Counter overflow/underflow</li> <li>-Setting the UG position</li> <li>- Updates generated by the slave mode controlled</li> </ul> <p>Registers with caches are loaded with their preloaded values.</p>	
0	CEN	RW	<p>Enables the counter.</p> <p>1: Enable the counter.</p> <p>0: Disable the counter.</p> <p><i>Note: The external clock, gated mode and encoder mode will not work until the CEN bit is set in software. Trigger mode can automatically set the CEN bit in hardware.</i></p>	0

#### 10.4.2 Control Register 2 (TIM1\_CTLR2)

Offset address: 0x04

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	OIS4	OIS3N	OIS3	OIS2N	OIS2	OIS1N	OIS1	TI1S	MMS[2:0]	CCDS	CCUS	Reserved	CCPC		

Bit	Name	Access	Description	Reset value
15	Reserved	RO	Reserved	0
14	OIS4	RW	<p>Output idle state 4.</p> <p>1: When MOE=0, if OC4N is implemented, OC4=1 after deadband;</p> <p>0: When MOE=0, if OC4N is implemented, OC4=0 after deadband.</p> <p><i>Note: This bit cannot be modified after LOCK (TIMx_BDTR register) level 1, 2 or 3 has been set.</i></p>	0
13	OIS3N	RW	<p>Output idle state 3.</p> <p>1: when MOE = 0, OC3N = 1 after dead zone.</p> <p>0: When MOE = 0, OC3N = 0 after dead zone.</p> <p><i>Note: This bit cannot be modified after the LOCK (TIMx_BDTR register) level 1, 2 or 3 has been set.</i></p>	0
12	OIS3	RW	Output idle state 3, see OIS4.	0
11	OIS2N	RW	Output idle state 2, see OIS3N.	0
10	OIS2	RW	Output idle state 2, see OIS4.	0
9	OIS1N	RW	Output idle state 1, see OIS3N.	0
8	OIS1	RW	Output idle state 1, see OIS4.	0
7	TI1S	RW	<p>TI1 selection.</p> <p>1: TIMx_CH1, TIMx_CH2 and TIMx_CH3 pins connected to TI1 input after heterodyning.</p> <p>0: TIMx_CH1 pin is connected directly to TI1 input.</p>	0
[6:4]	MMS[2:0]	RW	<p>Master mode selection: These 3 bits are used to select the synchronization information (TRGO) sent to the slave timer in master mode. The possible combinations are as follows.</p> <p>000: The UG bit of the Reset-TIMx_EGR register is used as the trigger output (TRGO). In the case of a reset generated by a trigger input (from a mode controller in reset mode), there is a delay in the signal on TRGO</p>	0

			<p>relative to the actual reset.</p> <p>001: Enable - The counter enable signal CNT_EN is used as a trigger output (TRGO). Sometimes it is necessary to start multiple timers at the same time or to control the enable from timers over a period of time. The counter enable signal is generated by the logical or of the trigger input signal in CEN control bit and gated mode. When the counter enable signal is controlled by a trigger input, there is a delay on TRGO unless master/slave mode is selected (see the description of the MSM bit in the TIMx_SMCR register).</p> <p>010: Update - The update event is selected as a trigger input (TRGO). For example, the clock of a master timer may be used as a prescaler for a slave timer.</p> <p>011: comparison pulse - on the occurrence of a capture or a successful comparison, when the CC1IF flag is to be set (even if it is already high), the trigger output sends a positive pulse (TRGO).</p> <p>100: The comparison-OC1REF signal is used as a trigger output (TRGO).</p> <p>101: The comparison-OC2REF signal is used as a trigger output (TRGO).</p> <p>110: The comparison-OC3REF signal is used as a trigger output (TRGO).</p> <p>111: The compare-OC4REF signal is used as the trigger output (TRGO).</p>	
3	CCDS	RW	<p>Capture the DMA selection for comparison.</p> <p>1: Sending a DMA request for CHxCVR when an update event occurs.</p> <p>0: Generate a DMA request for CHxCVR when CHxCVR occurs.</p>	0
2	CCUS	RW	<p>Compare capture control update selection bits.</p> <p>1: if CCPC is set, they can be updated by setting the COM bit or a rising edge on TRGI.</p> <p>0: If the CCPC is set, they can only be updated by setting the COM bit.</p> <p><i>Note: This bit only works for channels with complementary outputs.</i></p>	0
1	Reserved	RO	Reserved	0
0	CCPC	RW	<p>Compare capture preload control bits.</p> <p>1: the CCxE, CCxNE and OCxM bits are preloaded and when this bit is set they are only updated when the COM bit is set.</p> <p>0: CCxE, CCxNE and OCxM bits are not preloaded.</p> <p><i>Note: This bit only works for channels with complementary outputs.</i></p>	0

### 10.4.3 Slave Mode Control Register (TIM1\_SMCFGR)

Offset address: 0x08

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETP	ECE	ETPS[1:0]			ETF[3:0]			MSM		TS[2:0]		Reserved		SMS[2:0]	

Bit	Name	Access	Description	Reset value
15	ETP	RO	ETR trigger polarity selection, this bit selects whether to input ETR directly or to input the inverse of ETR. 1: Invert ETR, low or falling edge active;	0

			0: ETR, active high or rising edge.	
14	ECE	RW	<p>External clock mode 2 enable selection.</p> <p>1: Enables external clock mode 2.</p> <p>0: Disable external clock mode 2.</p> <p><i>Note 1: Slave mode can be used simultaneously with external clock mode 2: reset mode, gated mode and trigger mode; however, TRGI cannot be connected to ETRF in this case (TS bit cannot be '111').</i></p> <p><i>Note 2: When both external clock mode 1 and external clock mode 2 are enabled, the external clock input is ETRF.</i></p>	0
[13:12]	ETPS[1:0]	RW	<p>The external trigger signal (ETRP) divides the frequency of this signal, which cannot exceed a maximum of 1/4 of the TIMxCLK frequency, and can be downconverted through this domain.</p> <p>00: Prescaler off.</p> <p>01: ETRP frequency divided by 2.</p> <p>10: ETRP frequency divided by 4.</p> <p>11: ETRP frequency divided by 8.</p>	0
[11:8]	ETF[3:0]	RW	<p>Externally triggered filtering, in fact, the digital filter is an event counter, which uses a certain sampling frequency to record up to N events and then produces a jump in the output.</p> <p>0001: sampling frequency <math>F_{\text{sampling}} = F_{\text{ck\_int}}</math>, <math>N=2</math>.</p> <p>0010: sampling frequency <math>F_{\text{sampling}} = F_{\text{ck\_int}}</math>, <math>N=4</math>.</p> <p>0011: Sampling frequency <math>F_{\text{sampling}} = F_{\text{ck\_int}}</math>, <math>N=8</math>.</p> <p>0100: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/2</math>, <math>N=6</math>.</p> <p>0101: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/2</math>, <math>N=8</math>.</p> <p>0110: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/4</math>, <math>N=6</math>.</p> <p>0111: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/4</math>, <math>N=8</math>.</p> <p>1000: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/8</math>, <math>N=6</math>.</p> <p>1001: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/8</math>, <math>N=8</math>.</p> <p>1010: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/16</math>, <math>N=5</math>.</p> <p>1011: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/16</math>, <math>N=6</math>.</p> <p>1100: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/16</math>, <math>N=8</math>.</p> <p>1101: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/32</math>, <math>N=5</math>.</p> <p>1110: sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/32</math>, <math>N=6</math>.</p> <p>1111: Sampling frequency <math>F_{\text{sampling}} = F_{\text{dts}}/32</math>, <math>N=8</math>.</p>	0
7	MSM	RW	<p>Master/slave mode selection.</p> <p>1: The event on the trigger input (TRGI) is delayed to allow perfect synchronization between the current timer (via TRGO) and its slave timer. This is useful when the synchronization of several timers to a single external event is required.</p> <p>0: Does not function.</p>	0
[6:4]	TS[2:0]	RW	<p>Trigger selection field, these 3 bits select the trigger input source used to synchronize the counter.</p> <p>000: Internal trigger 0 (ITR0).</p> <p>001: Internal trigger 1 (ITR1).</p> <p>010: Internal trigger 2 (ITR2).</p> <p>011: Internal trigger 3 (ITR3).</p> <p>100: Edge detector of TI1 (TI1F_ED).</p> <p>101: Filtered timer input 1 (TI1FP1).</p> <p>110: Filtered timer input 2 (TI2FP2).</p> <p>111: External trigger input (ETRF).</p> <p>The above only changes when SMS is 0.</p> <p><i>Note: See Table 10-2 for details.</i></p>	0
3	Reserved	RO	Reserved	0
[2:0]	SMS[2:0]	RW	Input mode selection field. Selects the clock and trigger	0

			<p>mode of the core counter.</p> <p>000: driven by the internal clock CK_INT.</p> <p>001: encoder mode 1, where the core counter increments or decrements the count at the edge of TI2FP2 depending on the level of TI1FP1.</p> <p>010: encoder mode 2, where the core counter increments or decrements the count at the edge of TI1FP1, depending on the level of TI2FP2.</p> <p>011: encoder mode 3, where the core counter increments and decrements the count on the edges of TI1FP1 and TI2FP2 depending on the input level of another signal; 100: reset mode, where the rising edge of the trigger input (TRGI) will initialize the counter and generate a signal to update the registers.</p> <p>101: Gated mode, when the trigger input (TRGI) is high, the counter clock is turned on; at the trigger input becomes low, the counter is stopped, and the counter starts and stops are controlled.</p> <p>110: trigger mode, where the counter is started on the rising edge of the trigger input TRGI and only the start of the counter is controlled.</p> <p>111: External clock mode 1, rising edge of the selected trigger input (TRGI) drives the counter.</p>	
--	--	--	--	--

#### 10.4.4 DMA/Interrupt Enable Register (TIM1\_DMAINTENR)

Offset address: 0x0C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	TDE	COMDE	CC4DE	CC3DE	CC2DE	CC1DE	UD	BI	TI	COMI	CC4I	CC3I	CC2I	CC1I	UI

Bit	Name	Access	Description	Reset value
15	Reserved	RO	Reserved	0
14	TDE	RW	Trigger the DMA request enable bit. 1: Allow DMA requests to be triggered. 0: Triggering of DMA requests is disabled.	0
13	COMDE	RW	DMA request enable bit of COM. 1: Allow DMA requests for COM. 0: DMA request for COM is disabled.	0
12	CC4DE	RW	Compare the DMA request enable bit of capture channel 4. 1: Allow comparison of DMA requests for capture channel 4. 0: Disable comparison of DMA requests for capture channel 4.	0b
11	CC3DE	RW	Compare the DMA request enable bit of capture channel 3. 1: Allow comparison of DMA requests for capture channel 3. 0: Disable comparison of DMA requests for capture channel 3.	0
10	CC2DE	RW	Compare the DMA request enable bit of capture channel 2. 1: Allow comparison of DMA requests for capture channel 2. 0: Disable comparison of DMA requests for capture channel 2.	0



9	CC1DE	RW	Compare the DMA request enable bit of capture channel 1. 1: Allow comparison of DMA requests for capture channel 1. 0: Disable comparison of DMA requests for capture channel 1.	0
8	UDE	RW	Updated DMA request enable bit. 1: DMA requests that allow updates. 0: DMA requests for updates are disabled.	0b
7	BIE	RW	Brake interrupt enable bit. 1: Allow brakes to be interrupted. 0: Brake interruption is prohibited.	0
6	TIE	RW	Trigger the interrupt enable bit. 1: Enable triggering of interrupts. 0: Trigger interrupt is disabled.	0
5	COMIE	RW	COM interrupt allow bit. 1: Allow COM interrupts. 0: COM interrupt is disabled.	0
4	CC4IE	RW	Compare capture channel 4 interrupt enable bit. 1: Allow comparison of capture channel 4 interrupts. 0: Disable compare capture channel 4 interrupt.	0
3	CC3IE	RW	Compare capture channel 3 interrupt enable bit. 1: Allow comparison of capture channel 3 interrupts. 0: Disable compare capture channel 3 interrupt.	0
2	CC2IE	RW	Compare capture channel 2 interrupt enable bit. 1: Allow comparison of capture channel 2 interrupts. 0: Disable compare capture channel 2 interrupt.	0
1	CC1IE	RW	Compare capture channel 1 interrupt enable bit. 1: Allow comparison of capture channel 1 interrupts. 0: Disable compare capture channel 1 interrupt.	0
0	UIE	RW	Update the interrupt enable bit. 1: Allow updates to be interrupted. 0: Disable update interruption.	0

#### 10.4.5 Interrupt Status Register (TIM1\_INTFR)

Offset address: 0x10

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	CC4OF	CC3OF	CC2OF	CC1OF	Reserved	BIF	TIF	COMIF	CC4IF	CC3IF	CC2IF	CC1IF	UIF		

Bit	Name	Access	Description	Reset value
[15:13]	Reserved	RO	Reserved	0
12	CC4OF	RW0	Compare capture channel 4 to repeat capture flag bits.	0
11	CC3OF	RW0	Compare capture channel 3 to repeat capture flag bits.	0
10	CC2OF	RW0	Compare capture channel 2 to repeat capture flag bits.	0
9	CC1OF	RW0	The compare capture channel 1 repeat capture flag bit is used only when the compare capture channel is configured for input capture mode. This flag is set by hardware and a software write of 0 clears this bit. 1: the value of the counter is captured into the capture comparison register when the status of CC1IF has been set. 0: No duplicate captures are generated.	0b
8	Reserved	RO	Reserved	0
7	BIF	RW0	The brake interrupt flag bit, once the brake input is valid, by hardware for this position bit, can be cleared	0



			by software. 1: A set valid level is detected on the brake pin input. 0: No braking event is generated.	
6	TIF	RW0	Trigger interrupt flag bit, when a trigger event occurs by hardware to this location bit, by software to clear. Trigger events include the detection of a valid edge at the TRGI input from a mode other than gated, or any edge in gated mode. 1: Trigger event generation. 0: No trigger event is generated.	0
5	COMIF	RW0	COM interrupt flag bit, this bit is set by hardware and cleared by software once a COM event is generated. com events including CCxE, CCxNE, OCxM are updated. 1: COM event generation. 0: No COM event is generated.	0
4	CC4IF	RW0	Compare capture channel 4 interrupt flag bits.	0
3	CC3IF	RW0	Compare capture channel 3 interrupt flag bits.	0
2	CC2IF	RW0	Compare capture channel 2 interrupt flag bits.	0
1	CC1IF	RW0	Compare capture channel 1 interrupt flag bits. If the compare capture channel is configured in output mode. This bit is set by hardware when the counter value matches the comparison value, except in centrosymmetric mode. This bit is cleared by software. 1: The value of the core counter matches the value of compare capture register 1; 0: No match occurs. If compare capture channel 1 is configured as input mode. This bit is set by hardware when a capture event occurs, and it is cleared by software or by reading the compare capture register. 1: the counter value has been captured compare capture register 1. 0: No input capture is generated.	0
0	UIF	RW0	Update interrupt flag bit, this bit is set by hardware when an update event is generated and cleared by software. 1: Update interrupt generation. 0: No update event is generated. The following scenarios generate update events. If UDIS = 0, when the repeat counter value overflows or underflows. If URS = 0, UDIS = 0, when the UG bit is set, or when the counter core counter is reinitialized by software. If URS = 0, UDIS = 0, when the counter CNT is reinitialized by a trigger event.	0

#### 10.4.6 Event Generation Register (TIM1\_SWEVGR)

Offset address: 0x14

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								BG	TG	COMG	CC4G	CC3G	CC2G	CC1G	UG

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved	0
7	BG	WO	The brake event generation bit, which is set and cleared	0

			by software, is used to generate a brake event. 1: Generate a brake event. At this point, MOE=0, BIF=1, if the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA are generated. 0: No action.	
6	TG	WO	The trigger event generation bit, which is set by software and cleared by hardware, is used to generate a trigger event. 1: Generate a trigger event, TIF is set, and the corresponding interrupts and DMAs are generated if enabled. 0: No action.	0
5	COMG	WO	Compare capture control update generation bit. Generates a compare capture control update event. This bit is set by software and automatically cleared by hardware. 1: when CCPC = 1, allow updating of CCxE, CCxNE, OCxM bits. 0: No action. <i>Note: This bit is only valid for channels with complementary outputs (channels 1, 2, 3).</i>	0
4	CC4G	WO	Compare capture event generation bit 4. generates compare capture event 4.	0
3	CC3G	WO	Compare capture event generation bit 3. generates compare capture event 3.	0
2	CC2G	WO	Compare capture event generation bit 2. generates compare capture event 2.	0
1	CC1G	WO	Compare capture event generation bit 1. generates compare capture event 1. This bit is set by software and cleared by hardware. It is used to generate a compare capture event. 1: Generate a compare capture event on compare capture channel 1. If compare capture channel 1 is configured as output. Set the CC1IF bit. Generate the corresponding interrupts and DMAs if they are enabled. If compare capture channel 1 is configured as input. The current core counter value is captured to compare capture register 1; set the CC1IF bit to generate the corresponding interrupts and DMAs if they are enabled; if CC1IF is already set, set the CC1OF bit. 0: No action.	0
0	UG	WO	Update event generation bit to generate an update event. This bit is set by software and is automatically cleared by hardware. 1: Initialize the counter and generate an update event. 0: No action. <i>Note: The prescaler counter is also cleared to zero, but the prescaler factor remains unchanged. The core counter is cleared if in centrosymmetric mode or incremental counting mode; if in decremental counting mode, the core counter takes the value of the reload value register.</i>	0

### 10.4.7 Compare/Capture Control Register 1 (TIM1\_CHCTLR1)

Offset address: 0x18

The channel can be used in input (capture mode) or output (compare mode), and the direction of the channel is defined by the corresponding CCxS bit. The other bits of this register have different roles in input and output modes. OCxx describes the function of the channel in output mode and ICxx describes the function of the channel in input mode.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC2CE	OC2M[2:0]		OC2PE	OC2FE	CC2S[1:0]	OC1CE	OC1M[2:0]		OC1PE	OC1FE	CC1S[1:0]				
IC2F[3:0]			IC2PSC[1:0]			IC1F[3:0]			IC1PSC[1:0]						

Compare mode (pin direction is output).

Bit	Name	Access	Description	Reset value
15	OC2CE	RW	Compare capture channel 2 clear enable bit. 1: Clear OC2REF bit zero once ETRF input is detected high; 0: OC2REF is not affected by ETRF input.	0
[14:12]	OC2M[2:0]	RW	Compare Capture Channel 2 mode setting field. The 3 bits define the action of the output reference signal OC2REF, which determines the values of OC2, OC2N. OC2REF is active high, while the active levels of OC2 and OC2N depend on the CC2P, CC2NP bits. 000: Freeze. Comparison of the value of the capture register with the value of the comparison between the core counters does not work for OC2REF. 001: force to set to valid level. Forcing OC2REF high when the core counter has the same value as the comparison capture register 1. 010: Force to set to invalid level. Forcing OC2REF low when the value of the core counter is the same as the comparison capture register 1. 011: Flip. Flips the level of OC2REF when the core counter is the same as the value of compare capture register 1. 100: Forced to invalid level. Forces OC2REF to low. 101: Forced to valid level. Force OC2REF to high. 110: PWM mode 1: When counting up, channel 2 is invalid level once the core counter is greater than the value of the compare capture register, otherwise it is valid level; when counting down, channel 2 is valid level once the core counter is greater than the value of the compare capture register, otherwise it is invalid level. 111: PWM mode 2: When counting up, channel 2 is valid level once the core counter is greater than the value of the compare capture register, otherwise it is invalid level; when counting down, channel 2 is invalid level once the core counter is greater than the value of the compare capture register, otherwise it is valid level (OC2REF=1). <i>Note: This bit cannot be modified once the LOCK level is set to 3 and CC2S=00b. In PWM mode 1 or PWM mode 2, the OC2REF level is changed only when the comparison result is changed or when switching from freeze mode to PWM mode in the output comparison mode.</i>	0
11	OC2PE	RW	Compare Capture Register 2 preload enable bit.	0

			<p>1: Enable the preload function of compare capture register 2, read and write operations only operate on the preload registers, the preload value of compare capture register 2 is loaded into the current shadow register when the update event comes;</p> <p>0: Disable the preload function of compare capture register 2, compare capture register 2 can be written at any time, and the newly written value takes effect immediately.</p> <p><i>Note: Once the LOCK level is set to 3 and CC2S=00, this bit cannot be modified; PWM mode can be used only in single pulse mode (OPM=1) without confirming the pre-load register, otherwise its action is not determined.</i></p>	
10	OC2FE	RW	<p>Compare Capture Channel 2 fast enable bit, this bit is used to speed up the response of the compare capture channel output to a trigger input event.</p> <p>1: The active edge of the input to the flipflop acts as if a comparison match has occurred. Therefore, the OC is set to the comparison level independent of the comparison result. The delay between the valid edge of the sample trigger and the output of the compare capture channel 2 is reduced to 3 clock cycles.</p> <p>0: Based on the value of the counter and compare capture register 1, compare capture channel 2 operates normally, even if the flip-flop is open. The minimum delay to activate the compare capture channel 2 output is 5 clock cycles when the input of the flipflop has a valid edge.</p> <p>OC2FE only works when the channel is configured to PWM1 or PWM2 mode.</p>	0
[9:8]	CC2S[1:0]	RW	<p>Compare capture channel 2 input selection fields.</p> <p>00: comparison capture channel 2 is configured as an output.</p> <p>01: comparison capture channel 2 is configured as an input and IC2 is mapped on TI2.</p> <p>10: comparison capture channel 2 is configured as an input and IC2 is mapped on TI1.</p> <p>11: Compare Capture Channel 2 is configured as an input and IC2 is mapped on TRC. This mode works only when the internal trigger input is selected (by the TS bit).</p> <p><i>Note: Compare Capture Channel 2 is writable only when the channel is off (when CC2E is zero).</i></p>	0
7	OC1CE	RW	Compare capture channel 1 clear enable bit.	0
[6:4]	OC1M[2:0]	RW	Compare capture channel 1 mode setting field.	0
3	OC1PE	RW	Compare capture register 1 preload enable bit.	0
2	OC1FE	RW	Compare capture channel 1 fast enable bit.	0
[1:0]	CC1S[2:0]	RW	Compare capture channel 1 input selection fields.	0

Capture mode (pin direction is input).

Bit	Name	Access	Description	Reset value
[15:12]	IC2F[3:0]	RW	<p>The input capture filter 2 configuration field, these bits set the sampling frequency of the TI1 input and the digital filter length. The digital filter consists of an event counter, which records N events and then generates a jump in the output.</p> <p>0000: no filter, sampled at fDTS.</p>	0

			1000: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/8$ , $N = 6$ . 0001: sampling frequency $F_{\text{sampling}} = F_{\text{ck\_int}}$ , $N = 2$ . 1001: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/8$ , $N = 8$ . 0010: sampling frequency $F_{\text{sampling}} = F_{\text{ck\_int}}$ , $N = 4$ . 1010: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/16$ , $N = 5$ . 0011: sampling frequency $F_{\text{sampling}} = F_{\text{ck\_int}}$ , $N = 8$ . 1011: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/16$ , $N = 6$ . 0100: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/2$ , $N = 6$ . 1100: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/16$ , $N = 8$ . 0101: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/2$ , $N = 8$ . 1101: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/32$ , $N = 5$ . 0110: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/4$ , $N = 6$ . 1110: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/32$ , $N = 6$ . 0111: sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/4$ , $N = 8$ . 1111: Sampling frequency $F_{\text{sampling}} = F_{\text{dts}}/32$ , $N = 8$ .	
[11:10]	IC2PSC[1:0]	RW	Compare capture channel 2 prescaler configuration field, these 2 bits define the prescaler coefficient for compare capture channel 2. Once $CC1E = 0$ , the prescaler is reset. 00: without prescaler, one capture is triggered for each edge detected on the capture input. 01: capture triggered every 2 events. 10: capture triggered every 4 events. 11: Capture is triggered every 8 events.	0
[9:8]	CC2S[1:0]	RW	Compare the capture channel 2 input selection field, these 2 bits define the direction of the channel (input/output), and the selection of the input pin. 00: comparative capture channel 1 channel is configured as an output. 01: comparison capture channel 1 channel is configured as an input and IC1 is mapped on TI1. 10: comparison capture channel 1 channel is configured as an input and IC1 is mapped on TI2. 11: The compare capture channel 1 channel is configured as an input and IC1 is mapped on TRC. This mode works only when the internal trigger input is selected (by the TS bit). <i>Note: CC1S is writable only when the channel is off (CC1E is 0).</i>	0
[7:4]	IC1F[3:0]	RW	Input capture filter 1 configuration field.	0
[3:2]	IC1PSC[1:0]	RW	Compare the capture channel 1 prescale configuration field.	0
[1:0]	CC1S[1:0]	RW	Compare capture channel 1 input selection fields.	0

#### 10.4.8 Compare/Capture Control Register 2 (TIM1\_CHCTLR2)

Offset address: 0x1C

The channel can be used in input (capture mode) or output (compare mode), and the direction of the channel is defined by the corresponding CCxS bit. The other bits of this register serve different purposes in input and output modes. OCxx describes the function of the channel in output mode and ICxx describes the function of the channel in input mode.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC4CE	OC4M[2:0]			OC4PE	OC4FE	CC4S[1:0]		OC3CE	OC3M[2:0]			OC3PE	OC3FE	CC3S[1:0]	
IC4F[3:0]				IC4PSC[1:0]				IC3F[3:0]			IC3PSC[1:0]				

Compare mode (pin direction is output).

Bit	Name	Access	Description	Reset value
15	OC4CE	RW	Compare capture channel 4 clear enable bit.	0
[14:12]	OC4M[2:0]	RW	Compare the Capture Channel 4 mode setting field.	0
11	OC4PE	RW	Compare Capture Register 4 preload enable bit.	0
10	OC4FE	RW	Compare capture channel 4 fast enable bit.	0
[9:8]	CC4S[1:0]	RW	Compare capture channel 4 input selection fields.	0
7	OC3CE	RW	Compare capture channel 3 clear enable bit.	0
[6:4]	OC3M[2:0]	RW	Compare capture channel 3 mode setting field.	0
3	OC3PE	RW	Compare Capture Register 3 preload enable bit.	0
2	OC3FE	RW	Compare capture channel 3 fast enable bit.	0
[1:0]	CC3S[1:0]	RW	Compare capture channel 3 input selection fields.	0

Capture mode (pin direction is input).

Bit	Name	Access	Description	Reset value
[15:12]	IC4F[3:0]	RW	Input capture filter 4 configuration field.	0
[11:10]	IC4PSC[1:0]	RW	Compare the capture channel 4 prescaler configuration field.	0
[9:8]	CC4S[1:0]	RW	Compare capture channel 4 input selection fields.	0
[7:4]	IC3F[3:0]	RW	Input capture filter 3 configuration field.	0
[3:2]	IC3PSC[1:0]	RW	Compare capture channel 3 prescaler configuration fields.	0
[1:0]	CC3S[1:0]	RW	Compare capture channel 3 input selection fields.	0

#### 10.4.9 Compare/Capture Enable Register 2 (TIM1\_CCER)

Offset address: 0x20

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserve d	CC4 P	CC4 E	CC3N P	CC3N E	CC3 P	CC3 E	CC2N P	CC2N E	CC2 P	CC2 E	CC1N P	CC1N E	CC1 P	CC1 E	

Bit	Name	Access	Description	Reset value
[15:14]	Reserved	RO	Reserved	0
13	CC4P	RW	Compare the capture channel 4 output polarity setting bit.	0
12	CC4E	RW	Compare capture channel 4 output enable bit.	0
11	CC3NP	RW	Compare capture channel 3 complementary output polarity setting bit.	0
10	CC3NE	RW	Compare capture channel 3 complementary output enable bits.	0
9	CC3P	RW	Compare the capture channel 3 output polarity setting bit.	0
8	CC3E	RW	Compare the capture channel 3 output enable bit.	0
7	CC2NP	RW	Compare capture channel 2 complementary output polarity setting bit.	0
6	CC2NE	RW	Compare capture channel 2 complementary output enable bits.	0
5	CC2P	RW	Compare the capture channel 2 output polarity setting bit.	0
4	CC2E	RW	Compare the capture channel 2 output enable bit.	0
3	CC1NP	RW	Compare capture channel 1 complementary output polarity setting bit.	0
2	CC1NE	RW	Compare capture channel 1 complementary output enable bit.	0

1	CC1P	RW	<p>Compare capture channel 1 output polarity setting bit. CC1 channel configured as output. 1: OC1 active low. 0: OC1 active high.</p> <p>CC1 channel configured as input: This bit selects whether IC1 or the inverted signal of IC1 is used as the trigger or capture signal. 1: Inverted: capture occurs on the falling edge of IC1; when used as an external trigger, IC1 is inverted. 0: Non-inverted: capture occurs on the rising edge of IC1; when used as an external trigger, IC1 is not inverted.</p> <p><i>Note: Once the LOCK level (LOCK bit in TIMx_BDTR register) is set to 3 or 2, this bit cannot be modified.</i></p>	0
0	CC1E	RW	<p>Compare capture channel 1 output enable bit. The CC1 channel is configured as output: 1: ON. the OC1 signal is output to the corresponding output pin, and its output level depends on the values of the MOE, OSSI, OSSR, OIS1, OIS1N, and CC1NE bits. 0: off. OC1 disables output, so the output level of OC1 depends on the values of the MOE, OSSI, OSSR, OIS1, OIS1N, and CC1NE bits.</p> <p>The CC1 channel is configured as an input: This bit determines whether the counter value can be captured into the TIMx_CCR1 register. 1: capture enable. 0: capture disable.</p>	0

#### 10.4.10 Counter for Advanced-control Timer (TIM1\_CNT)

Offset address: 0x24

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNT[15:0]															

Bit	Name	Access	Description	Reset value
[15:0]	CNT[15:0]	RW	The real-time value of the timer's counter.	0

#### 10.4.11 Counting Clock Prescaler (TIM1\_PSC)

Offset address: 0x28

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSC[15:0]															

Bit	Name	Access	Description	Reset value
[15:0]	PSC[15:0]	RW	The dividing factor of the prescaler of the timer; the clock frequency of the counter is equal to the input frequency of the divider/(PSC+1).	0

#### 10.4.12 Auto-reload Value Register (TIM1\_ATRLR)

Offset address: 0x2C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---



## ATRLR[15:0]

Bit	Name	Access	Description	Reset value
[15:0]	ATRLR[15:0]	RW	The value of this field will be loaded into the counter, see section 10.2.3 for when the ATRLR acts and updates; the counter stops when the ATRLR is empty.	0

**10.4.13 Repeat Count Value Register (TIM1\_RPTCR)**

Offset address: 0x30

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved	RPTCR[7:0]
----------	------------

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved	0
[7:0]	RPTCR	RW	The value of the repeat counter.	0

**10.4.14 Compare/Capture Register 1 (TIM1\_CH1CVR)**

Offset address: 0x34

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved	LEVEL1
----------	--------

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CH1CVR[15:0]
--------------

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
16	LEVEL1	RO	The level indication bit corresponding to the captured value	0
[15:0]	CH1CVR[15:0]	RW	The value compare/capture register channel 1.	0

**10.4.15 Compare/Capture Register 2 (TIM1\_CH2CVR)**

Offset address: 0x38

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved	LEVEL2
----------	--------

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CH2CVR[15:0]
--------------

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
16	LEVEL2	RO	The level indication bit corresponding to the captured value	0
[15:0]	CH2CVR[15:0]	RW	The value compare/capture register channel 2.	0

**10.4.16 Compare/Capture Register 3 (TIM1\_CH3CVR)**

Offset address: 0x3C

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



Reserved															LEVEL3
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH3CVR[15:0]															

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
16	LEVEL3	RO	The level indication bit corresponding to the captured value	0
[15:0]	CH3CVR[15:0]	RW	The value compare/capture register channel 3.	0

#### 10.4.17 Compare/Capture Register 4 (TIM1\_CH4CVR)

Offset address: 0x40

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															LEVEL4
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH4CVR[15:0]															

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
16	LEVEL4	RO	The level indication bit corresponding to the captured value	0
[15:0]	CH4CVR[15:0]	RW	The value compare/capture register channel 4.	0

#### 10.4.18 Brake and Deadtime Register (TIM1\_BDTR)

Offset address: 0x44

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOE	AOE	BKP	BKE	OSSR	OSSI	LOCK[1:0]	DTG[7:0]								

Bit	Name	Access	Description	Reset value
15	MOE	RW	Main output enable bit. Once the brake signal is active, it will be cleared asynchronously. 1: Allow OCx and OCxN to be set as outputs. 0: Disable the output of OCx and OCxN or force to idle state.	0
14	AOE	RW	Auto output enable. 1: the MOE can be set by software or set in the next update event. 0: MOE can only be set by software.	0
13	BKP	RW	The brake input polarity setting bit. 1: brake input active high. 0: Brake input is active low. <i>Note: When LOCK level 1 is set, this bit cannot be modified. A write to this bit requires an HB clock before it can take effect.</i>	0
12	BKE	RW	Brake function enable bit. 1: Turn on the brake input. 0: Brake input is disabled. <i>Note: When LOCK level 1 is set, this bit cannot be modified. A write to this bit requires an HB clock before it can take effect.</i>	0

11	OSSR	RW	1: when the timer is not working, once CCxE=1 or CCxNE=1, first turn on OC/OCN and output invalid level, then set OCx, OCxN enable output signal=1. 0: When the timer is not operating, OC/OCN output is disabled. <i>Note: When LOCK level 1 is set, this bit cannot be modified.</i>	0
10	OSSI	RW	1: when the timer is not operating, once CCxE = 1 or CCxNE = 1, OC/OCN first outputs its idle level, then OCx, OCxN enable output signal = 1. 0: When the timer is not operating, OC/OCN output is disabled. <i>Note: When LOCK level 1 is set, this bit cannot be modified.</i>	0
[9:8]	LOCK[1:0]	RW	Lock the function setting field. 00: Disable the locking function. 01: lock level 1, no DTG, BKE, BKP, AOE, OISx and OISxN bits can be written. 10: Lock level 2, where the bits in lock level 1 cannot be written, nor the CC polarity bits, nor the OSSR and OSSI bits. 11: Lock level 3, cannot write to the bits in lock level 2, and cannot write to the CC control bits. <i>Note: After system reset, the LOCK bit can only be written once and cannot be modified again until reset.</i>	0
[7:0]	DTG[7:0]	RW	Deadband setting bits that define the duration of the deadband between complementary outputs. Assume that DT denotes its duration. DTG[7:5]=0xx=>DT=DTG[7:0]*Tdtg, Tdtg=TDTS; DTG[7:5]=10x=>DT=(64+DTG[5:0])*Tdtg, Tdtg=2*TDTS; DTG[7:5]=110=>DT=(32+DTG[4:0])*Tdtg, Tdtg=8*TDTS; DTG[7:5]=111=>DT=(32+DTG[4:0])*Tdtg, Tdtg=16*TDTS.	0

#### 10.4.19 DMA Control Register (TIM1\_DMCFGR)

Offset address: 0x48

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			DBL[4:0]					Reserved			DBA[4:0]				

Bit	Name	Access	Description	Reset value
[15:13]	Reserved	RO	Reserved	0
[12:8]	DBL[4:0]	RW	The length of the DMA continuous transmission, the actual value of which is the value of this field + 1.	0
[7:5]	Reserved	RO	Reserved	0
[4:0]	DBA[4:0]	RW	These bits define the offset of the DMA in continuous mode from the address where control register 1 is located.	0

#### 10.4.20 DMA Address Register for Continuous Mode (TIM1\_DMAADR)

Offset address: 0x4C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

DMAB[15:0]
------------

Bit	Name	Access	Description	Reset value
[15:0]	DMAB[15:0]	RW	The address of the DMA in continuous mode.	0