## **Chapter 6 Interrupt and Events (PFIC)**

The CH32V003 series has a built-in Programmable Fast Interrupt Controller (PFIC) that supports up to 255 interrupt vectors. The current system manages 23 peripheral interrupt channels and 4 core interrupt channels, the others are reserved.

#### 6.1 Main features

#### **6.1.1 PFIC**

- 23 peripheral interrupts, each interrupt request has independent trigger and mask control bits, with dedicated status bits
- Programmable multi-level interrupt nesting, maximum nesting depth 2 levels, hardware stack depth 2 levels
- Fast interrupt entry and exit mechanism, hardware automatic stacking and recovery
- Vector Table Free (VTF) interrupt response mechanism, 2-way programmable direct access to interrupt vector addresses

#### **6.2 System Timer**

#### CH32V003 Series

The core comes with a 32-bit add counter (SysTick) that supports HCLK or HCLK/8 as a time base with high priority and can be used as a time reference after calibration.

#### 6.3 Vector Table of Interrupts and Exceptions

Table 6-1 CH32V003 series vector table

		,	.eie	33 series vector table	
No.	Priority	Туре	Name	Description	Entrance address
0	-	-	-	-	0x00000000
1	-	-	-	-	0x00000004
2	-2	fixed	NMI	Non-maskable interrupts	0x00000008
3	-1	fixed	HardFault	Abnormal interruptions	0x000000C
4-11	_	_	_	Reserved	0x0000010-
					0x0000002C
12	0	programmable	SysTick	System timer interrupt	0x00000030
13	-	-	-	Reserved	0x00000034
14	1	programmable	SW	Software interrupt	0x00000038
15	-	-	-	Reserved	0x0000003C
16	2	programmable	WWDG	Window timer interrupt	0x00000040
17	3	programmable	PVD	Supply voltage detection interrupt (EXTI)	0x00000044
18	4	programmable	FLASH	Flash global interrupt	0x00000048
19	5	programmable	RCC	Reset and clock control interrupts	0x0000004C
20	6	programmable	EXTI7_0	EXTI line 0-7 interrupt	0x00000050
21	7	programmable	AWU	Wake-up interrupt	0x00000054
22	8	programmable	DMA1_CH1	DMA1 channel 1 global interrupt	0x00000058
23	9	programmable	DMA1_CH2	DMA1 channel 2 global interrupt	0x0000005C
24	10	programmable	DMA1_CH3	DMA1 channel 3 global interrupt	0x00000060
25	11	programmable	DMA1_CH4	DMA1 channel 4 global interrupt	0x00000064
26	12	programmable	DMA1_CH5	DMA1 channel 5 global interrupt	0x00000068
27	13	programmable	DMA1_CH6	DMA1 channel 6 global interrupt	0x0000006C
28	14	programmable	DMA1_CH7	DMA1 channel 7 global interrupt	0x00000070

29	15	programmable	ADC	ADC global Interrupt	0x00000074
30	16	programmable	I2C1_EV	I2C1 event interrupt	0x00000078
31	17	programmable	I2C1_ER	I2C1 error interrupt	0x0000007C
32	18	programmable	USART1	USART1 global interrupt	0x00000080
33	19	programmable	SPI1	SPI1 global Interrupt	0x00000084
34	20	programmable	TIM1BRK	TIM1 brake interrupt	0x00000088
35	21	programmable	TIM1UP	TIM1 update interrupt	0x0000008C
36	22	programmable	TIM1TRG	TIM1 triggers an interrupt	0x00000090
37	23	programmable	TIM1CC	TIM1 captures the compare interrupt	0x00000094
38	24	programmable	TIM2	TIM2 global interrupt	0x00000098

#### 6.4 External Interrupt and Event Controller (EXTI)

#### 6.4.1 Overview




Figure 6-1 External interrupt (EXTI) interface block diagram

As can be seen from Figure 6-1, the trigger source of the external interrupt can be either a software interrupt (SWIEVR) or an actual external interrupt channel. The signal of the external interrupt channel will be screened by the edge detect circuit first. Whenever one of the software interrupt or external interrupt signals is generated, it will be output to two with-gate circuits, event enable and interrupt enable, through the or-gate circuit in the figure, as long as an interrupt is enabled or an event is enabled, an interrupt or an event will be generated. six registers of EXTI are accessed by the processor through the HB interface.

#### 6.4.2 Wake-up Event

The system can wake up the Sleep mode caused by the WFE command through a wake-up event. The wake-up event is generated by either of the following two configurations.

Enabling an interrupt in a peripheral register, but not enabling this interrupt in the PFIC of the core, and
enabling the SEVONPEND bit in the core at the same time. Embodied in EXTI, it is to enable an EXTI
interrupt, but not to enable the EXTI interrupt in PFIC, and to enable the SEVONPEND bit at the same

time. When the CPU wakes up from WFE, it needs to clear the EXTI interrupt flag bit and the PFIC pending bit.

• Enabling an EXTI channel as an event channel eliminates the need for the CPU to clear the interrupt flag bit and the PFIC pending bit after waking up from the WFE.

#### **6.4.3 Description**

Using an external interrupt requires configuring the corresponding external interrupt channel, i.e. selecting the corresponding trigger edge and enabling the corresponding interrupt. When the set trigger edge appears on the external interrupt channel, an interrupt request will be generated and the corresponding interrupt flag bit will be set. The flag bit can be cleared by writing 1 to the flag bit.

Steps for using external hardware interrupts.

- 1) Configuration of GPIO operations.
- 2) Configure the interrupt enable bit (EXTI INTENR) for the corresponding external interrupt channel.
- 3) Configuring the trigger edge (EXTI\_RTENR or EXTI\_FTENR) to select rising edge trigger, falling edge trigger or double edge trigger.
- 4) Configure EXTI interrupts in the core's PFIC to ensure they can respond correctly.

Steps for using external hardware events.

- 1) Configuration of GPIO operations.
- 2) Configure the event enable bit (EXTI\_EVENR) for the corresponding external interrupt channel.
- Configure the trigger edge (EXTI\_RTENR or EXTI\_FTENR) to select rising edge trigger, falling edge trigger, or double edge trigger.

Using the software interrupt/event steps.

- 1) Enabling external interrupts (EXTI\_INTENR) or external events (EXTI\_EVENR).
- 2) If using interrupt service functions, the EXTI interrupt needs to be set in the core's PFIC.
- 3) Set the software interrupt trigger (EXTI SWIEVR), that is, an interrupt will be generated.

#### 6.4.4 External Event Mapping

Table 6-2 EXTI Interrupt Mapping

External interrupt/ Event lines	Mapping Event Description
EXTI0~EXTI7	Px0 to Px7 (x=A/C/D), any IO port can enable external interrupt/event function, configured by AFIO_EXTICR register.
EXTI8	PVD event: voltage monitoring threshold value exceeded
EXTI9	Auto-wakeup events

#### 6.5 Register Description

#### 6.5.1 EXTI Registers

Table 6-3 EXTI-related registers list

Name	Access address	Description	Reset value
R32_EXTI_INTENR	0x40010400	Interrupt enable register	0x00000000
R32_EXTI_EVENR	0x40010404	Event enable register	0x00000000
R32_EXTI_RTENR	0x40010408	Rising edge trigger enable register	0x00000000
R32_EXTI_FTENR	0x4001040C	Falling edge trigger enable register	0x00000000
R32_EXTI_SWIEVR	0x40010410	Soft interrupt event register	0x00000000
R32_EXTI_INTFR	0x40010414	Interrupt flag register	0x0000XXXX

# **6.5.1.1 Interrupt Enable Register (EXTI\_INTENR)**Offset address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved					MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0	

Bit	Name	Access	Description	Reset value
[31:10]	Reserved	RO	Reserved	0
[9:0]	MRx	RW	Enable the interrupt request signal for external interrupt channel x.  1: Enables interrupts for this channel.  0: Mask interrupts for this channel.	0

#### **6.5.1.2** Event Enable Register (EXTI\_EVENR)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0		

Bit	Name	Access	Description	Reset value
[31:10]	Reserved	RO	Reserved	0
[9:0]	MRx	RW	Enable the event request signal for external interrupt channel x.  1: Event enabling this channel.  0: Block the events of this channel.	0

#### 6.5.1.3 Rising Edge Trigger Enable Register (EXTI\_RTENR)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0

ĺ	Bit	Name	Access	Description	Reset value
ĺ	[31:10]	Reserved	RO	Reserved	0
	[9:0]	TRx	RW	Enable rising edge triggering of external interrupt channel x.  1: Enable rising edge triggering of this channel.  0: Disable rising edge triggering for this channel.	0

## 6.5.1.4 Falling Edge Trigger Enable Register (EXTI\_FTENR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Reserved	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
icoci ved	110	110	110/	110	1103	1117	1103	1112	11(1	110

Bit	Name	Access	Description	Reset value
[31:10]	Reserved	RO	Reserved	0
[9:0]	TRx	RW	Enable falling edge triggering of external interrupt channel x.  0: Disable falling edge triggering for this channel.  1: Enable falling edge triggering for this channel.	0

#### 6.5.1.5 Software Interrupt Event Register (EXTI\_SWIEVR)

Offset address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						SWIE R 9	SWIE R 8	SWIE R 7	SWIE R 6	SWIE R 5	SWIE R 4	SWIE R 3	SWIE R 2	SWIE R 1	SWIE R 0

Bit	Name	Access	Description	Reset value
[31:10]	Reserved	RO	Reserved	0
[9:0]	SWIERx	RW	A software interrupt is set on the corresponding externally triggered interrupt channel. Setting it here causes the interrupt flag bit (EXTI_INTFR) to correspond to the position bit, and if interrupt enable (EXTI_INTENR) or event enable (EXTI_EVENR) is on, then an interrupt or event will be generated.	0

## 6.5.1.6 Interrupt Flag Register (EXTI\_INTFR)

Offset address: 0x14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved						IF8	IF7	IF6	IF5	IF4	IF3	IF2	IF1	IF0

Bit	Name	Access	Description	Reset value
[31:10]	Reserved	RO	Reserved	0
[9:0]	IFx	W1	The interrupt flag bit, this location bit flag indicates that the corresponding external interrupt has occurred. A write of 1 clears this bit.	

## **6.5.2 PFIC Registers**

#### Table 6-4 List of PFIC-related registers

Name	Access address	Description	Reset value
R32 PFIC ISR1	0xE000E000	PFIC interrupt enable status register 1	0x0000000C
R32_PFIC_ISR2	0xE000E004	PFIC interrupt enable status register 2	0x00000000
R32_PFIC_IPR1	0xE000E020	PFIC interrupt pending status register 1	0x00000000
R32_PFIC_IPR2	0xE000E024	PFIC interrupt pending status register 2	0x00000000
R32_PFIC_ITHRESDR	0xE000E040	PFIC interrupt priority threshold configuration register	0x00000000
R32_PFIC_CFGR	0xE000E048	PFIC interrupt configuration register	0x00000000

R32_PFIC_GISR	0xE000E04C	PFIC interrupt global status register	0x00000000
R32 PFIC VTFIDR	0xE000E050	PFIC VTF interrupt ID configuration	0x00000000
K32_111C_V111DR	UXEUUUEU3U	register	0.00000000
R32 PFIC VTFADDRR0	0xE000E060	PFIC VTF interrupt 0 offset address	0x00000000
K32_PFIC_V1FADDKK0	UXEUUUEUUU	register	0x00000000
D22 DEIC VTEADDDD1	0	PFIC VTF interrupt 1 offset address	000000000
R32_PFIC_VTFADDRR1	0xE000E064	register	0x00000000
R32_PFIC_IENR1	0xE000E100	PFIC interrupt enable setting register 1	0x00000000
R32_PFIC_IENR2	0xE000E104	PFIC interrupt enable setting register 2	0x00000000
R32_PFIC_IRER1	0xE000E180	PFIC interrupt enable clear register 1	0x00000000
R32_PFIC_IRER2	0xE000E184	PFIC interrupt enable clear register 2	0x00000000
R32_PFIC_IPSR1	0xE000E200	PFIC interrupt pending setting register 1	0x00000000
R32_PFIC_IPSR2	0xE000E204	PFIC interrupt pending setting register 2	0x00000000
R32_PFIC_IPRR1	0xE000E280	PFIC interrupt pending clear register 1	0x00000000
R32_PFIC_IPRR2	0xE000E284	PFIC interrupt pending clear register 2	0x00000000
R32 PFIC IACTR1	0xE000E300	PFIC interrupt activation status register	0x00000000
K32_ITIC_IACTRI	UXEUUUE3UU	1	0.00000000
R32 PFIC IACTR2	0xE000E304	PFIC interrupt activation status register	0x00000000
K32_ITIC_IACTR2	UAEUUUEJU <del>4</del>	2	0.00000000
R32 PFIC IPRIORx	0xE000E400	PFIC interrupt priority configuration	0x00000000
K32_1116_11 KIOKX	UALUUUL <del>1</del> 00	register	0.00000000
R32_PFIC_SCTLR	0xE000ED10	PFIC system control register	0x00000000

#### Note:

- 1. The default value of PFIC\_ISR1 register is 0xC, that is, NMI and exception are always enabled by default.
- 2. NMI and EXC support interrupt pending clear and setting operation, but not interrupt enable clear and setting operation.

#### 6.5.2.1 PFIC Interrupt Enable Status Register 1 (PFIC\_ISR1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
INTENSTA[31:16]														"	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	INTE NST A14	Reser ved	INTE NST A12		Reserved							INTE NST A3	INTE NST A2	Rese	erved

Bit	Name	Access	Description	Reset value
[31:16]	INTENSTA	RO	<ul><li>16#-31# Interrupt current enable status.</li><li>1: The current numbered interrupt is enabled.</li><li>0: The current numbered interrupt is not enabled.</li></ul>	0
15	Reserved	RO	Reserved	0
14	INTENSTA	RO	<ul><li>14# Interrupt current enable status.</li><li>1: The current numbered interrupt is enabled.</li><li>0: The current numbered interrupt is not enabled.</li></ul>	0
13	Reserved	RO	Reserved	0
12	INTENSTA	RO	12# Interrupt current enable status. 1: The current numbered interrupt is enabled. 0: The current numbered interrupt is not enabled.	0
[11:4]	Reserved	RO	Reserved	0

[3:2]	INTENSTA	RO	2#-3# interrupt current enable state.  1: The current numbered interrupt is enabled.  0: The current numbered interrupt is not enabled.	0
[1:0]	Reserved	RO	Reserved	0

#### 6.5.2.2 PFIC Interrupt Enable Status Register 2 (PFIC\_ISR2)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										INTE	NSTA	[6:0]		

	Bit	Name	Access	Description	Reset value
Γ	[31:7]	Reserved	RO	Reserved	0
	[6:0]	INTENSTA	RO	32#-38# Interrupt current enable state. 1: The current numbered interrupt is enabled. 0: The current numbered interrupt is not enabled.	0

# 6.5.2.3 PFIC Interrupt Pending Status Register 1 (PFIC\_IPR1)

Offset address: 0x20

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						PI	ENDST	A[31:1	[6]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	PEN DST A14	Reser ved	PEN DST A12				Rese	erved				PEN DST A3	PEN DST A2	Rese	erved

Bit	Name	Access	Description	Reset value
[31:16]	PENDSTA	RO	<ul><li>1216#-31# interrupt the current pending status.</li><li>1: The current number break is pending.</li><li>0: The current number break is not pending.</li></ul>	0
15	Reserved	RO	Reserved	0
14	PENDSTA		<ul><li>14# Interrupt the current pending state.</li><li>1: The current number break is pending.</li><li>0: The current number break is not pending.</li></ul>	0
13	Reserved	RO	Reserved	0
12	PENDSTA		<ul><li>12# Interrupt the current pending state.</li><li>1: The current number break is pending.</li><li>0: The current number break is not pending.</li></ul>	0
[11:4]	Reserved	RO	Reserved	0
[3:2]	PENDSTA	RO	<ul><li>2#-3# interrupt the current pending state.</li><li>1: The current number break is pending.</li><li>0: The current number break is not pending.</li></ul>	0
[1:0]	Reserved	RO	Reserved	0

#### 6.5.2.4 PFIC Interrupt Pending Status Register 2 (PFIC\_IPR2)

Offset address: 0x24

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		-	-	-		-	Rese	erved		-				-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved											PENI	DSTA[.	38:32]		

Ï	Bit	Name	Access	Description	Reset value
ĺ	[31:7]	Reserved	RO	Reserved	0
	[6:0]	PENDSTA	RO	<ul><li>32#-38# Interrupt current pending status.</li><li>1: The current number break is pending.</li><li>0: The current number break is not pending.</li></ul>	0

## 6.5.2.5 PFIC Interrupt Priority Threshold Configuration Register (PFIC\_ITHRESDR)

Offset address: 0x40

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved THRESHOLD[7:0]
-------------------------

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved	0
[7:0]	THRESHOLD [7:0]	RW	Interrupt priority threshold setting value.  The interrupt priority value lower than the current setting value, when hung, does not perform interrupt service; this register is 0 means the threshold register function is invalid.  [7:6]: priority threshold.  [5:0]: reserved, fixed to 0, write invalid.	0

## 6.5.2.6 PFIC Interrupt Configuration Register (PFIC\_CFGR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						K	EYCO	DE[15:	0]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								RESE TSYS			F	Reserve	ed		

Bit	Name	Access	Description	Reset value
[31:16]	KEYCODE[15:0]	WO	Corresponding to different target control bits, the corresponding security access identification data needs to be written simultaneously in order to be modified, and the readout data is fixed to 0.  KEY1 = 0xFA05.  KEY2 = 0xBCAF.  KEY3 = 0xBEEF.	0
[15:8]	Reserved	RO	Reserved	0
7	RESETSYS	WO	System reset (simultaneous writing to KEY3). Auto clear 0. Writing 1 is valid, writing 0 is invalid. Note: Same function as the PFIC_SCTLR register SYSRESET bit.	0
[6:0]	Reserved	RO	Reserved	0

## 6.5.2.7 PFIC Interrupt Global Status Register (PFIC\_GISR)

Offset address: 0x4C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			GPE ND STA	GAC T STA			]	NESTS	TA[7:0	)]		

Bit	Name	Access	Description	Reset value
[31:10]	Reserved	RO	Reserved	0
9	GPENDSTA	RO	Are there any interrupts currently on hold.  1: Yes; 0: No.	0
8	GACTSTA	RO	Are there any interrupts currently being executed. 1: Yes; 0: No.	0
[7:0]	NESTSTA[7:0]	RO	Current interrupt nesting status, currently supports a maximum of 2 levels of nesting and a maximum hardware stack depth of 2 levels.  0x03: Level 2 interrupt in progress.  0x01: Level 1 interrupt in progress.  Other: no interrupt occurred.	0

## 6.5.2.8 PFIC VTF Interrupt ID Configuration Register (PFIC\_VTFIDR)

Offset address: 0x50

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VTFID1											VTI	FID0			

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved	0
[15:8]	VTFID1	RW	Configure the interrupt number of VTF interrupt 1.	0
[7:0]	VTFID0	RW	Configure the interrupt number of VTF interrupt 0.	0

#### 6.5.2.9 PFIC VTF Interrupt 0 Address Register (PFIC\_VTFADDRR0)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Ι	ADDR(	0[31:16	5]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ADE	DR0[15	:1]							VTF0E N

Bit	Name	Access	Description	Reset value
[31:1]	ADDR0[31:1]	RW	VTF interrupt 0 service program address bit[31:1], bit0 is 0.	0
0	VTF0EN	RW	VTF interrupt 0 enable bit. 1: enable VTF interrupt 0 channel; 0: off.	0

#### 6.5.2.10 PFIC VTF Interrupt 1 Address Register (PFIC\_VTFADDRR1)

Offset address: 0x64

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1	ADDR	1[31:16	<b>6</b> ]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ADI	DR1[15	:1]							VTF1E N

Bit	Name	Access	Description	Reset value
[31:1]	ADDR1[31:1]	RW	VTF interrupt 1 service program address bit[31:1], bit0 is 0.	0
0	VTF1EN	RW	VTF interrupt 1 enable bit. 1: VTF interrupt 1 channel is enabled; 0: Off.	0

#### 6.5.2.11 PFIC Interrupt Enable Setting Register 1 (PFIC\_IENR1)

Offset address: 0x100

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			-			]	INTEN	[31:16]	]	-	-		-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	INTEN1 4	Rese rved	INTEN12						Res	erved					

Bit	Name	Access	Description	Reset value
			16#-31# interrupt enable control.	
[31:16]	INTEN	WO	1: Current number interrupt enable.	0
			0: No effect.	
15	Reserved	RO	Reserved	0
			14# Interrupt enable control.	
14	INTEN	WO	1: Current number interrupt enable.	0
			0: No effect.	
13	Reserved	RO	Reserved	0
			12# Interrupt enable control.	
12	INTEN	WO	1: Current number interrupt enable.	0
			0: No effect.	
[11:0]	Reserved	RO	Reserved	0

#### 6.5.2.12 PFIC Interrupt Enable Setting Register 2 (PFIC\_IENR2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			F	Reserve	ed						INT	EN[38	:32]		

Bit	Name	Access	Description	Reset value
[31:7]	Reserved	RO	Reserved	0
[6:0]	INTEN	WO	<ul><li>32#-38# interrupt enable control.</li><li>1: current number interrupt enable.</li><li>0: No effect.</li></ul>	0

#### 6.5.2.13 PFIC Interrupt Enable Clear Register 1 (PFIC\_IRER1)

Offset address: 0x180

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						IN	NTRSE	T[31:1	6]		-		-		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	INTRSE T14	Rese rved	INTRSET 12			-			Res	served	-	-	-	-	

Bit	Name	Access	Description	Reset value
[31:16]	INTRSET	WO	<ul><li>16#-31# interrupt shutdown control.</li><li>1: current number interrupt off.</li><li>0: No effect.</li></ul>	0
15	Reserved	RO	Reserved	0
14	INTRSET	WO	<ul><li>14# Interrupt off control.</li><li>1: current number interrupt off.</li><li>0: No effect.</li></ul>	0
13	Reserved	RO	Reserved	0
12	INTRSET	WO	<ul><li>12# Interrupt off control.</li><li>1: current number interrupt off.</li><li>0: No effect.</li></ul>	0
[11:0]	Reserved	RO	Reserved	0

#### 6.5.2.14 PFIC Interrupt Enable Clear Register 2 (PFIC IRER2)

Offset address: 0x184

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			-	-	-	-	Rese	erved	-	_		-		-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			]	Reserve	ed						INTF	RSET[3	8:32]		

Bit	Name	Access	Description	Reset value
31:7]	Reserved	RO	Reserved	0
[6:0]	INTRSET32_38	WO	<ul><li>32#-38# interrupt shutdown control.</li><li>1: current number interrupt off.</li><li>0: No effect.</li></ul>	0

#### 6.5.2.15 PFIC Interrupt Pending Setup Register 1 (PFIC\_IPSR1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						PI	ENDSE	T[31:1	6]				.,		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PEND SET12	Reserved							PEN D SET3	PEN D SET2	Rese	erved	

Bit	Name	Description	Reset value	
[31:16]	PENDSET	WO	<ul><li>16#-31# interrupt pending setting.</li><li>1: Current numbered interrupt hang.</li><li>0: No effect.</li></ul>	0
15	Reserved	RO	Reserved	0
14	PENDSET	WO	14# Interrupt hang setting.	0

			1: current numbered interrupt hang. 0: No effect.	
1.2	D 1	D.O.		0
13	Reserved	RO	Reserved	0
			12# Interrupt hang setting.	
12	PENDSET	WO	1: current numbered interrupt hang.	0
			0: No effect.	
[11:4]	Reserved	RO	Reserved	0
			2#-3# interrupt pending setting.	
[3:2]	PENDSET	WO	1: current number break hang.	0
			0: No effect.	
[1:0]	Reserved	RO	Reserved	0

## 6.5.2.16 PFIC Interrupt Pending Setup Register 2 (PFIC\_IPSR2)

Offset address: 0x204

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved											PENI	DSET[3	38:32]		

Bit	Name	Access	Description	Reset value
[31:7]	Reserved	RO	Reserved	0
[6:0]	PENDSET	WO	<ul><li>32#-38# interrupt pending setting.</li><li>1: current number break hang.</li><li>0: No effect.</li></ul>	0

## 6.5.2.17 PFIC Interrupt Pending Clear Register 1 (PFIC\_IPRR1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						PI	ENDRS	ST[31:1	.6]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	PEND RST14						Re	served					PEND RST2	Rese	erved

Bit	Name	Access	Description	Reset value
[31:16]	PENDRST	WO	16#-31# interrupt hang clear. 1: The current numbered interrupt clears the pending state. 0: No effect.	0
15	Reserved	RO	Reserved	0
14	PENDRST	WO	<ul><li>14# Interrupt hang clear.</li><li>1: The current numbered interrupt clears the pending state.</li><li>0: No effect.</li></ul>	0
13	Reserved	RO	Reserved	0
12	PENDRST	WO	12# Interrupt hang clear. 1: The current numbered interrupt clears the pending state. 0: No effect.	0
[11:4]	Reserved	RO	Reserved	0
[3:2]	PENDRST	WO	2#-3# interrupt hang clear.  1: The current numbered interrupt clears	0

İ				the pending state.  0: No effect.	
ı	[1:0]	Reserved	RO	Reserved	0

## 6.5.2.18 PFIC Interrupt Pending Clear Register 2 (PFIC\_IPRR2)

Offset address: 0x284

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved											PENI	DRST[3	38:32]		

	Bit	Name	Access	Description	Reset value
Г	[31:7]	Reserved	RO	Reserved	0
	[6:0]	PENDRST	WO	32#-38# interrupt hang clear. 1: The current numbered interrupt clears the pending state. 0: No effect.	0

#### 6.5.2.19 PFIC Interrupt Activation Status Register 1 (PFIC\_IACTR1)

Offset address: 0x300

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						I	ACTS	[31:16	]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	IACTS1 4	Reser ved	IACTS1 2				Res	served				IACTS 3	IACTS 2	Rese	erved

Bit	Name	Access	Description	Reset value
[31:16]	IACTS	RO	<ul><li>16#-31# Interrupt execution status.</li><li>1: current number interruption in execution.</li><li>0: The current number interrupt is not executed.</li></ul>	0
15	Reserved	RO	Reserved	0
14	IACTS	RO	<ol> <li>14# Interrupt execution status.</li> <li>1: current number interruption in execution.</li> <li>0: The current number interrupt is not executed.</li> </ol>	0
13	Reserved	RO	Reserved	0
12	IACTS	RO	<ul><li>12# Interrupt execution status.</li><li>1: current number interruption in execution.</li><li>0: The current number interrupt is not executed.</li></ul>	0
[11:4]	Reserved	RO	Reserved	0
[3:2]	IACTS	RO	<ul><li>2#-3# interrupt execution status.</li><li>1: current number interruption in execution.</li><li>0: The current number interrupt is not executed.</li></ul>	0
[1:0]	Reserved	RO	Reserved	0

# 6.5.2.20 PFIC Interrupt Activation Status Register 2 (PFIC\_IACTR2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			F	Reserve	ed						IAC	TS [38	3:32]		

İ	Bit	Name	Access	Description	Reset value
İ	[31:7]	Reserved	RO	Reserved	0
	[6:0]	IACTS	RO	32#-38# Interrupt execution status. 1: Current number interruption in execution. 0: The current number interrupt is not executed.	0

#### 6.5.2.21 PFIC Interrupt Priority Configuration Register (PFIC\_IPRIORx) (x=0-63)

Offset address: 0x400-0x4FF

The controller supports 256 interrupts (0-255), each using 8 bits to set the control priority.

	31	24	23	16	15	8	7	0	
IPRIOR63	PRIO_255		PRIO	_254	PRIO	_253	PRIO_252		
				•					
IPRIORx	PRIORx PRIO_(4x+3)		PRIO_	(4x+2)	PRIO_	(4x+1)	PRIO	_(4x)	

IPRIOR0	PRIO_3	PRIO_2	PRIO_1	PRIO_0

	Bit	Name	Access	Description	Reset value
	[2047:2040]	IP_255	RW	Same as IP_0 description.	0
	•••		• • •		•••
Ι	[31:24]	IP_3	RW	Same as IP_0 description.	0
Γ	[23:16]	IP_2	RW	Same as IP_0 description.	0
Γ	[15:8]	IP_1	RW	Same as IP_0 description.	0
	[7:0]	IP_0	RW	Number 0 interrupt priority configuration. [7:6:4]: priority control bits. If no nesting is configured, no preemption bits. Bit7 is preempted if 2 levels of nesting are configured. [5:0]: reserved, fixed to 0, write invalid.	0

#### 6.5.2.22 PFIC System Control Register (PFIC\_SCTLR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SYS RESE T							F	Reserve	d						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Rese	erved					SET EVE	SEV ONPE	WFIT O WFE	SLEE P DEEP	SLEEP ONEX IT	

Bit	Name	Access	Description	Reset value
31	SYSRESET	WO	System reset, clear 0 automatically. write 1 valid, write 0 invalid, same effect as PFIC_CFGR register.	0
[30:6]	Reserved	RO	Reserved	0

5	SETEVENT	WO	Set the event to wake up the WFE case.	0
4	SEVONPEND	RW	When an event occurs or interrupts a pending state, the system can be woken up from after the WFE instruction, or if the WFE instruction is not executed, the system will be woken up immediately after the next execution of the instruction.  1: enabled events and all interrupts (including unenabled interrupts) can wake up the system.  0: Only enabled events and enabled interrupts can wake up the system.	0
3	WFITOWFE	RW	Execute the WFI command as if it were a WFE.  1: treat the subsequent WFI instruction as a WFE instruction.  0: No effect.	0
2	SLEEPDEEP	RW	Low-power mode of the control system.  1: DEEPSLEEP 0: SLEEP	0
1	SLEEPONEXIT	RW	System status after control leaves the interrupt service program.  1: The system enters low-power mode.  0: The system enters the main program.	0
0	Reserved	RO	Reserved	0


#### **6.5.3 Dedicated CSR Registers**

A number of Control and Status Registers (CSRs) are defined in the RISC-V architecture to configure or identify or record the operational status. The CSR registers are internal to the core and use a dedicated 12-bit address space; the CH32V003 chip adds a number of vendor-defined registers in addition to the standard registers defined in the RISC-V privileged architecture document, which need to be accessed using the csr instruction.

Note: These registers are labeled "MRW, MRO, MRW1" and require the system to be in machine mode to access them.

#### 6.5.3.1 Interrupt System Control Register (INTSYSCR)

CSR address: 0x804



Bit	Name	Access	Description	Reset value
[31:2]	Reserved	MRO	Reserved	0
1	INESTEN	MRW	Interrupt nesting enable. 0: interrupt nesting function off. 1: Interrupt nesting function is enabled.	0
0	HWSTKEN	MRW	Hardware stacking function off.  1: Hardware stacking function is enabled.	0

# 6.5.3.2 Exception Entry Base Address Register (MTVEC)

CSR address: 0x305

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						В	ASEAD	DR[31:1	[6]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					BA	ASEADI	DR[15:2	]	,					MODE 1	MOD E0

Bit	Name	Access	Description	Reset value
[31:2]	BASEADDR[31:2]	MRW	Interrupt vector table base address.	0
1	MODE1	MRW	Interrupt vector table identifies patterns.  0: identification by jump instruction, limited range, support for non-jump instructions.  1: Identify by absolute address, support full range, but must jump.	0
0	MODE0	MRW	Interrupt or exception entry address mode selection.  0: use of a unified entry address.  1: Address offset based on interrupt number *4.	0

## 6.5.4 STK Register Description

Table 6-5 STK-related registers list

Name	Access address	Description	Reset value
R32_STK_CTLR	0xE000F000	System count control register	0x00000000
R32_STK_SR	0xE000F004	System count status register	0x00000000
R32_STK_CNTL	0xE000F008	System counter register	0x00000000
R32_STK_CMPLR	0xE000F010	Counting comparison register	0x00000000

# 6.5.4.1 System Count Control Register (STK\_CTLR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SWIE							I	Reserve	ed						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Rese	erved						STRE	STCL K	STIE	STE

Bit	Name	Access	Description	Reset value
31	SWIE	RW	Software interrupt trigger enable (SWI).  1: Triggering software interrupts.  0: Turn off the trigger.  After entering software interrupt, software clear 0 is required, otherwise it is continuously triggered.	0
[30:4]	Reserved	RO	Reserved	
3	STRE	RW	Auto-reload count enable bit.  1: Re-counting from 0 after counting up to the comparison value.  0: Count up to the comparison value and continue counting up, count down to 0 and start counting down again from the maximum value.	
2	STCLK	RW	Counter clock source selection bit.  1: HCLK for time base.	

Г				0: HCLK/8 for time base.	
Г				Counter interrupt enable control bit.	
	1	STIE	RW	1: Enable counter interrupt.	
				0: Disable counter interrupt.	
Г				System counter enable control bit.	
	0	STE	RW	1: Turn on the system counter STK.	0
	U	SIE	KW	0: Turn off the system counter STK and the counter	0
				stops counting.	

## 6.5.4.2 System Count Status Register (STK\_SR)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved												CNTI F			

İ	Bit	Name	Access	Description	Reset value
İ	[31:1]	Reserved	RO	Reserved	0
	0	CNTIF	RW0	Count value comparison flag, write 0 to clear, write 1 to invalidate.  1: Up count reaches the comparison value.  0: The comparison value is not reached.	0

# 6.5.4.3 System Counter Register (STK\_CNTL)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CNT[	31:16]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					_		CNT	[15:0]							

	Bit	Name	Access	Description	Reset value
Γ	[31:0]	CNT[31:0]	RW	The current counter count value is 32 bits.	0

#### 6.5.4.4 Counting Comparison Register (STK\_CMPLR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CMP[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CMP	[15:0]							

Bit	Name	Access	Description	Reset value
[31:0]	CMP[31:0]	RW	Set the comparison counter value to 32 bits.	0