

Hanle Zhang 张韩乐

University of Chinese Academy of Sciences, Beijing, PRC, 100049

☎ Phone: +86-13716061215

✉ Email: zhanghanle21@mailsucas.ac.cn / zhanghanle25z@ict.ac.cn

EDUCATION

Institute of Computing Technology, Chinese Academy of Sciences	Sept. 2025-Now
PhD in Computer Architecture	GPA: 3.97/4.00
Advisor: Prof. Yungang Bao	
University of Chinese Academy of Sciences	Sept. 2021-July 2025
Bachelor of Computer Science and Technology	Ranking: 3/102 GPA: 3.95/4.00
Advisor: Prof. Yungang Bao	
University of California, Berkeley	Jan. 2024-May 2024
Visiting Student in EECS Department	GPA: 4.00/4.00
CS152 (Computer Architecture), CS170 (Algorithms), CS188 (Artificial Intelligence)	

ACADEMIC EXPERIENCE

FPGA Verification Platform Engineering Intern	July 2023-Aug. 2023
Institute of Computing Technology, Chinese Academy of Sciences	
- Developed an HLS-based LeNet DUT on ZYNQ Sidewinder FPGA for an HLS verification platform — synthesized IP via Vitis, deployed Linux, and programmed the configurable fabric - Trained LeNet parameters in Python and loaded onto FPGA via custom memory-mapping program	
LLM DSA Intern	Sept. 2024-Now
Beijing Institute of Open Source Chip	
- Focused on Large Language Model Domain-Specific Architecture - Proposed ALIBI, an Attribution-driven LLM Inference Benchmarking Framework on AICPUs, featuring workload microarchitectural characterization via a coarse-to-fine methodology	

PROJECTS

ALIBI: Attribution-driven LLM Inference Benchmarking Framework on AICPUs (WIP)
Institute of Computing Technology, Chinese Academy of Sciences
- Built a benchmark construction framework via model-task coarse filtering, phase-separated PMU characterization, throughput importance attribution, and behavior clustering to characterize representative workloads - Proposed an evaluation framework for AICPU performance analysis and microarchitectural design feedback using the constructed ALIBI-Benchmark
Computer Architecture Project
Institute of Computing Technology, Chinese Academy of Sciences
- Co-developed a pipelined LoongArch processor using Verilog - Supported exception handling, AXI bus interface, TLB, ICache

HONORS & AWARDS

Outstanding Graduate of Beijing (Top 1%)
Pacemaker to Merit Student (Top 1%)
First Class Academic Scholarship (Top 5%)
Merit Student
Outstanding Student Leader

SKILLS

TOEFL: 113 (R29, L30, S25, W29)	Aug. 2023
Programming: C/C++, Verilog, Chisel, Python (Some experience with: Golang, HTML, CSS)	