

## Microelectronic Systems

# DLX Microprocessor: Design & Development Final Project Report

Master degree in Electronics Engineering Master degree in Computer Engineering

Referents: Prof. Mariagrazia Graziano, Giovanna Turvani

Authors: Group 52 name1, name2

October 17, 2023

# Contents

1	Introduction			
	1.1	Specifi	ications	1
2 Functional schema				2
	2.1	Datap	eath	2
	2.2	Functi	ional blocks	3
		2.2.1	Control unit	3
		2.2.2	Register file	3
		2.2.3	ALU	3
		2.2.4	Hazard detection unit	5
		2.2.5	Forwarding unit	5

## CHAPTER 1

# Introduction

### 1.1 Specifications

## CHAPTER 2

## Functional schema

### 2.1 Datapath




Figure 2.1: sus

### 2.2 Functional blocks

#### 2.2.1 Control unit

The control unit is in charge of managing the datapath throughout its stages. Given an instruction from IR, it generates the corresponding control word that manage the various registers, MUXes and other control signals in the datapath. It also receives a block of STALL signals from the HDU (Hazard Detection Unit) that instructs the CU on when to stall the pipeline in case of data hazards.

It is implemented as an hybrid between an hardwired and a microcoded CU, with two processes that simply associate every instruction with a given control word and every ALU opcode with the corresponding operation, plus a process that manages the transition between every stage taking into consideration the *STALL* signals from the HDU.

#### 2.2.2 Register file

#### 2.2.3 ALU

The ALU of the DLX operates on two inputs: *DATA1* and *DATA2*. It can obtain them from a multitude of sources, namely:

- from the register file, through 2 stage registers A and B;
- from the program counter, necessary for address computations in branching and jump instructions;
- from the instructions themselves, immediate values via the instruction register after the appropriate transformations;
- from the ALU itself, and in general from other stages' outputs through MUXes controlled by the forwarding unit.

The function to be computed on the operands is selected by a third input FUNC that receives a code representing it and the result is sent to the output OUTALU. A list of currently implemented functions follows. The implementation of each operation is behavioural unless specified otherwise.

### Addition

ALUOUT = DATA1 + DATA2

A P4 adder is present inside the ALU to perform additions. Further details on its implementation together with the VHDL description are included in lab 2's zip file.

#### Subtraction

ALUOUT = DATA1 - DATA2

The P4 adder is also used for subtractions, by means of negating one of the inputs and setting the carry-in input of the adder to 1.

### Multiplication

$$ALUOUT = DATA1 \cdot DATA2$$

Multiplication is executed on the operands fully but the result is still word size: the most significant half of the computed value is discarded.

Initially, the multiplication operation was to be delegated to a long latency ALU, with this implementation just being a placeholder. However the group decided to focus on more difficult to implement features, leaving no time for description and testing of an LL ALU.

#### AND

 $ALUOUT = DATA1 \wedge DATA2$ 

 $\mathbf{OR}$ 

 $ALUOUT = DATA1 \lor DATA2$ 

XOR

 $ALUOUT = DATA1 \oplus DATA2$ 

Logical Shift Left

 $ALUOUT = DATA1 \ll DATA2$ 

Logical Shift Right

 $ALUOUT = DATA1 \gg DATA2$ 

Set equal

if(DATA1 == DATA2) then ALUOUT = 1 else 0

Set not equal

 $if(DATA1 \neq DATA2) then ALUOUT = 1 else 0$ 

Set greater than or Equal (signed and unsigned)

 $if(DATA1 \ge DATA2) then ALUOUT = 1 else 0$ 

Set greater than (signed and unsigned)

if(DATA1 > DATA2) then ALUOUT = 1 else 0

Set less than or Equal (signed and unsigned)

$$if(DATA1 \leq DATA2) then ALUOUT = 1 else 0$$

Set less than (signed and unsigned)

$$\mathit{if}(\mathit{DATA1} < \mathit{DATA2}) \; \mathit{then} \; \mathit{ALUOUT} = 1 \; \mathit{else} \; 0$$

- 2.2.4 Hazard detection unit
- 2.2.5 Forwarding unit