

Counters
↓
Synchronous { UP counter } module counter
↓
Asynchronous { down counter }

Final exam

- Counter/ Register
- FSM (2 Questions)
- VHDL codes (FSM)
- Small processor
 - Instructions will be given PC, IR, ACC, M →
 - Machine codes for a simple program
- Design simple processor →



Instruction sets

ADD X,Y
SUB X-Y
 $Y = \bar{X} + 1$
 $F = X + Y$

S _n	S	Function
0	0	Addition
0	1	Subtraction
1	0	2's complement
1	1	logical XOR



T	Q
0	\bar{N}_C
1	Toggle



Design a counter for a sequence of 2-3-4-5




Figure 7.27 A modulo-6 counter with synchronous reset

Q2. Show how a JK flip-flop can be constructed using a T flip-flop and other logic gates.

***7.18** The circuit in Figure P7.3 looks like a counter. What is the sequence that this circuit counts in?




Figure P7.3 The circuit for Problem 7.18.


Q1. Consider the following VHDL code:

LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY fsm IS
 PORT (Clock, Resetn, w : IN STD_LOGIC;
 z : OUT STD_LOGIC);
END fsm;

ARCHITECTURE Behavior OF fsm IS
 TYPE State_type IS
 SIGNAL y : State_type;
BEGIN
 PROCESS(Resetn, Clock)
 BEGIN
 IF Resetn = '0' THEN
 y <= A;
 ELSEIF (Clock'EVENT AND Clock = '1') THEN
 CASE y IS
 WHEN A =>
 IF w == '0' THEN y <= A;
 ELSE y <= B;
 END IF;
 WHEN B =>
 IF w = '0' THEN y <= A;
 ELSE y <= C;
 END IF;
 WHEN C =>
 IF w = '0' THEN y <= A;
 ELSE y <= C;
 END IF;
 END CASE;
 END IF;
 END PROCESS;
 z <= '1' WHEN y = C ELSE '0';
 END Behavior;

(a) Draw the behavior of the given FSM using a state diagram.
(b) Assume that an 8-bit EPROM is available, provide a programmable in part:


- Fill in the content of the EPROM in the table below by setting as follows: a:=w, aa:=y; (present state), and explain what the represents.
- Draw a schematic diagram for the implementation.



Address \leftarrow Next states + output

Address	d_3	d_2	d_1	d_0	Y_0
000	/	0	0	0	
001	/	0	0	0	
010	/	0	0	0	
011	/	0	0	0	← undefined
100	/	0	0	1	
101	/	0	1	0	
110	/	1	1	0	
111	/	0	0	0	← undefined

x x x



Q2.

```


LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY fsm IS
    PORT (Clock, Resetn, w : IN STD_LOGIC;
          z : OUT STD_LOGIC);
END fsm;

ARCHITECTURE Behavior OF fsm IS
    TYPE State_type IS (A, B, C);
    SIGNAL y: State_type;
    BEGIN
        PROCESS(Resetn, Clock)
        BEGIN
            IF Resetn = '0' THEN y <= A;
            ELSEIF (Clock'EVENT AND Clock = '1') THEN
                CASE y IS
                    WHEN A =>
                        IF w = '0' THEN y <= B;
                        ELSE y <= C;
                        END IF;
                    WHEN B =>
                        IF w = '0' THEN y <= A;
                        ELSE y <= C;
                        END IF;
                    WHEN C =>
                        IF w = '0' THEN y <= B;
                        ELSE y <= C;
                        END IF;
                END CASE;
            END IF;
        END PROCESS;
        PROCESS(y, w)
        BEGIN
            CASE y IS
                WHEN A =>
                    z <= '0';
                WHEN B =>
                    z <= '1';
                WHEN C =>
                    z <= '0';
                END CASE;
            END IF;
        END PROCESS;
    END Behavior;

```

(a) Describe the behavior of the given FSM using a state diagram.

unused



Present state $y_1 y_0$	N.S $w=0$ $y_1 y_0$	$w=1$ $y_1 y_0$	Output z
00	00	01	0
01	00	10	0
10	00	10	1
11	xx	xx	0

$$z = y_1 \bar{y}_0$$

For y_1

For $D = Y$

$w \ y_1 \ y_0$	00	01	11	10
0	0	0	x	0
1	1	0	x	0

$w \ y_1 \ y_0$	00	01	11	10
0	0	0	x	0
1	0	1	x	1

$$Y_0 = w \bar{y}_1 \bar{y}_0$$

$$Y_1 = w y_1 + w y_1$$

$$= w (y_0 + y_1)$$

- (b) Assume that an 8x4-bit EPROM is available, provide a programmable implementation of the FSM in part (a):
- Fill in the content of the EPROM in the table below by setting up the address of the EPROM as follows: $a_3 = w, a_2 = y_1, a_1 = y_0$ (present state), and explain what the contents of the EPROM represents.
 - Draw a schematic diagram for the implementation.
 - Implement the FSM using D flip-flops.

