

- Q1. The state table of a finite-state machine (FSM) with one input w and two outputs z_1 and z_2 is given below:
- State table
- | Present State | Next State | Output |
|---------------|------------|------------|
| $w=0$ | $w=1$ | z_1, z_2 |
| S0 | S2 | 0, 1 |
| S1 | S2 | 0, 1 |
| S2 | S2 | 0, 1 |
| S3 | S1 | 0, 0 |
- Q1 → Counter ✓ (15)
Q2 → VHDL codes → FSM (16)
Q3 → FSM (16)
Q4 → (16)
Q5 → ALU Designer / small processor (16)
Q6 → Programmable calculator / program for (59)
Q7 → Machine code / program for (59)
Q8 → Add, sub, AND, OR, etc.
Q9 → Shift

Present State	Next State	Output
$w=0$	$w=1$	z_1, z_2
S0	S2	0, 1
S1	S2	0, 1
S2	S2	0, 1
S3	S1	0, 0

- (a) Explain whether the given FSM is a Moore-type or Mealy-type state machine?
(b) The given FSM is to be implemented as a synchronous sequential circuit with T flip-flops using the state assignments S0=00, S1=01, S2=10, S3=11. Derive the equations for the inputs to the T flip-flops, and the equations for the outputs z_1 and z_2 .

Present state	$w=0$	Next state	$w=1$	output
z_1, z_2	Y_1, Y_2	T_1, T_2	Y_1, Y_2	z_1, z_2
0, 0	1, 0	1, 0	0, 1	0, 1
0, 1	1, 0	1, 1	0, 1	0, 1
1, 0	1, 0	0, 0	0, 1	0, 1
1, 1	0, 1	1, 0	0, 0	0, 0

State-assigned table & excitation table

For T_1

For T_2

$$T_1 = \bar{w}y_1 + wy_2$$

$$T_2 = \bar{w}y_1 + \bar{w}y_2$$

Excitation Table for T flip-flop


Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

For $z_1 = y_1\bar{y}_2$
 $z_2 = \bar{y}_1y_2$


Truth Table

T	Q_{n+1}
0	0
1	1

Truth Table




- Q2. The state diagram for a finite state machine (FSM) with one input w and two outputs z_1 and z_2 is given below:




- (a) Does the above state diagram use a Moore or Mealy-type model to represent the FSM? Explain your answer.
(b) What is the minimum number of state variables required to represent the states.
(c) Using the state assignment: A=00, B=01, C=11, and D=10, develop the next state and output equations for implementing the FSM.

Q3. In the circuit below:

- Is the design a Mealy or Moore Model?
- Derive the state table assuming the states are: S0=00, S1=01, S2=10, S3=11.
- Draw the state diagram showing the state, input, and output.




Q4. Consider the following circuit which implements a finite-state machine (FSM):



- Derive the state assigned table for the FSM.
- Complete the following timing diagram for the circuit by assuming Q1=Q0=0 at the beginning.
- Derive the state assigned table if JK flip-flops (instead of D flip-flops) are to be used to implement the FSM.

Q5. Given the following logic circuit, derive its state table and state diagram. If the following sequence 1010110101 is applied to the x input of the circuit with initial state 00, determine the resulting output sequence on z output.



logic equation




Mealy machine
given high up for odd no of 1s
 $Y_2 = y_1 \oplus y_2 \oplus x$
 $Y_1 = y_2$
 $z = Y_2 = y_1 \oplus y_2 \oplus x$

States	B	A	A	C	D	D	D	B	A	A	C
x	1	0	1	0	1	1	0	1	0	1	0
z	0	0	1	1	1	1	0	0	0	1	1

Present state	Next state		output Z	
	x=0	x=1	x=0	x=1
A 0 0	0 0 A	1 0 C	0	1
B 0 1	1 0 C	0 0 A	1	0
C 1 0	1 1 D	0 1 B	1	0
D 1 1	0 1 B	1 1 D	0	1


State-assigned Table

x	y ₁	y ₂	Y ₂
0	0	0	0
0	0	1	1
1	1	0	1



Q6. Given the following timing diagram, clock signal, and input waveforms:


- Derive the state-assigned table.
- Draw the state diagram.
- Derive the circuit that implements the FSM.




ut





$x = 0/1$



- Q6. Given in the following timing diagram, clock signal, and input waveforms:
- Derive the state-assignment table.
 - Draw the state diagram.
 - Derive the circuit that implements the FSM.



X	Y_1	Y_2	Z
0	0	0	0
0	0	1	1
1	0	0	1



- Given the following logic circuit, clock signal, and input waveforms:
- Derive the state-assignment table.
 - Sketch the waveforms for Q1, Q2, Y1, and Y2 in the space provided.




Figure 1

$$Y_1 = X + Q_1 + Q_2$$

$$Y_2 = X + Q_1$$

$Q_1 Q_2$	$Y_1 Y_2$	$Q_1 Q_2$
0 0	1 1	1 1
0 1	1 0	1 1
1 0	1 1	0 1
1 1	1 1	0 1

