

# COE328 Digital Systems

Lecture 16  
Dr. Shazzat Hossain

## Example 1

8.2 Derive a circuit that realizes the FSM defined by the state-assigned table in Figure P8.1 using JK flip-flops.

Present state	Next state	Output
$y_2 y_1$	$y_2 y_1$	$z$
00	00	0
01	01	0
10	10	0
11	01	1

Present State	Next State DFF	J-K FF	Y-FF
00	00	00	0
01	01	00	1
10	10	00	0
11	01	01	1

Present state	Flip-flop inputs	Output
$y_2 y_1$	$J_1 K_1$ $J_2 K_2$	$z$
00	00 00	0
01	00 00	0
10	00 00	0
11	01 00	1

Present state	Next state	Output
$y_2 y_1$	$y_2 y_1$	$z$
00	00	0
01	01	0
10	10	0
11	01	1

$y_2 y_1$	00	01	11	10
0	0	0	0	0
1	0	0	1	0


## Example 1: Implement

$y_2 y_1$	00	01	11	10
0	0	0	0	0
1	0	0	1	0

$$J_1 = \bar{w} y_2 + w \bar{y}_2 = w \oplus y_2$$

$$J_2 = \bar{y}_1 \quad K_2 = w$$

$$J_1 = K_1 = \bar{w} y_2 + w \bar{y}_2 = w \oplus y_2$$



## 8.5.1 MEALY-TYPE FSM FOR SERIAL ADDER


Mealy model


A =  $a_n \dots a_1 a_0$  and B =  $b_n \dots b_1 b_0$  are two assigned numbers with sum of  $S = s_n \dots s_1 s_0$  and the states  $G$ : carry = 0,  $H$ : carry = 1

$a_i b_i$	$a_i$	$b_i$	$s_i$	$c_{i+1}$
00	0	0	0	0
01	0	1	1	0
10	1	0	1	0
11	1	1	0	1

$a_i b_i$	$a_i$	$b_i$	$s_i$	$c_{i+1}$
00	0	0	0	0
01	0	1	1	0
10	1	0	1	0
11	1	1	0	1


State Table	Next state	Output
$y_2 y_1$	$y_2 y_1$	$z$
00	00	0
01	01	0
10	10	0
11	01	1





### Serial Adder

ci	a	b	ci+1	si
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Present state	Next state	Output s
00	01 10 11	00 01 10 11
G	G G G H	0 1 1 0
H	G H H H	1 0 0 1

State table

### Serial Adder

Present state	Next state	Output s
00	01 10 11	00 01 10 11
G	G G G H	0 1 1 0
H	G H H H	1 0 0 1

State table

Present state	Next state	Output s
00	01 10 11	00 01 10 11
0	0 0 0 1	0 1 1 0
1	0 1 1 1	1 0 0 1

State assigned table





Figure 8.43 Circuit for the adder FSM in Figure 8.39.



$$Y = \bar{a}b + a\bar{b} + ab$$



$$S = a \oplus b \oplus y$$

### Example 2: Mixed Flip-Flops




Figure 8.85 The excitation table for the circuit in Figure 8.84.

Present state	Flip-flop inputs	Output
yzD1	T2D1 T2D1	z
00	0 0 0 1	0
01	0 0 0 0	0
10	0 1 1 1	0
11	1 0 0 1	1

Figure 8.84 Circuit for Example 8.10.

Logic Functions

$$D_1 = w(\bar{y}_1 + y_2)$$

$$T_2 = w\bar{y}_2 + wy_1\bar{y}_2$$

$$z = y_1y_2$$

Moore FSM

$$D_1 = w(\bar{y}_1 + y_2)$$

$$T_2 = \bar{w}y_2 + wy_1\bar{y}_2$$

$$T_2 = y_2 \text{ if } w=0$$

$$D_1 = \bar{w}(\bar{y}_1 + y_2)$$

$$T_2 =$$

$$D_1 = \bar{y}_1 + y_2$$

### Example 2

Present state	Next State	Output
yzD1	y2y1 y2y1	z
00	00 01	0
01	00 10	0
10	00 11	0
11	00 11	1

Present state	Next state	Output
yzD1	y2y1 y2y1	z
A	A B	0
B	A C	0
C	A D	0
D	A D	1

(b) State table

Q	Y	T
0	0	0
1	1	1




	$y_2y_1$	$y_2y_1$	$y_2y_1$	$z$
A	00	00	01	0
B	01	00	10	0
C	10	00	11	0
D	11	00	11	1

(a) State-assigned table

A	A	B	0
B	A	C	0
C	A	D	0
D	A	D	1


(b) State table

Figure 8.81 Tables for the circuit in Figure 8.80.



VHDL code

### Example 3



```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY sequencer IS
    PORT (Clock, Reset, w : IN std_logic;
          z : OUT std_logic);
END ENTITY;

ARCHITECTURE Behavior OF sequencer IS
    TYPE State_type IS (A, B, C, D, E);
    SIGNAL y : State_type;
    BEGIN
        PROCESS (Clock, Reset)
        BEGIN
            IF Reset = '1' THEN y <= A;
            ELSE IF Clock EVENT AND Clock = '1' THEN
                CASE y IS
                    WHEN A => IF w = '0' THEN y <= B; ELSE y <= D; END IF;
                    WHEN B => IF w = '0' THEN y <= A; ELSE y <= C; END IF;
                    WHEN C => IF w = '0' THEN y <= B; ELSE y <= E; END IF;
                    WHEN D => IF w = '0' THEN y <= C; ELSE y <= A; END IF;
                    WHEN E => IF w = '0' THEN y <= D; ELSE y <= E; END IF;
                END CASE;
            END IF;
        END PROCESS;
        z <= '1' WHEN y = C OR y = E ELSE '0';
    END Behavior;

```





Figure 8.91 State diagram for Example 3.11.

Present state	Next state	Output z
A w=0	B w=1	0
B w=0	A w=1	0
C w=0	D w=1	1
D w=0	C w=1	0
E w=0	E w=1	1

Figure 8.92 State table for the FSM in Figure 8.91.

State-assigned table

### Example 4



```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY sequencer IS
    PORT (Clock, Reset, w : IN std_logic;
          z : OUT std_logic);
END ENTITY;

ARCHITECTURE Behavior OF sequencer IS
    TYPE State_type IS (A, B, C);
    SIGNAL y : State_type;
    BEGIN
        PROCESS (Clock, Reset)
        BEGIN
            IF Reset = '1' THEN y <= A;
            ELSE IF Clock EVENT AND Clock = '1' THEN
                CASE y IS
                    WHEN A => IF w = '0' THEN y <= B; ELSE y <= C; END IF;
                    WHEN B => IF w = '0' THEN y <= C; ELSE y <= A; END IF;
                    WHEN C => IF w = '0' THEN y <= B; ELSE y <= C; END IF;
                END CASE;
            END IF;
        END PROCESS;
        z <= '1' WHEN y = C ELSE '0';
    END Behavior;

```

Find the state diagram and State Table




Figure 8.96 State diagram for Example 4.13.

Present state	Next state	Output z
A w=0	B w=1	0
B w=0	C w=1	0
C w=0	B w=1	1

Figure 8.97 State table for the FSM in Figure 8.96.