VHDL for Sequential Circuits

COE 328-022 Pei Yang


Nov 14 2022

Introduction:

The objective of this lab was to explore Moore and Mealy machines by designing and simulating an FSM to cycle through our student IDs.

Pre Lab:

The machine given was a mealy FSM # 2.




State/State Assigned table:


	Ne s	(+	out put		
present ,	sta	K 1		131	
state	420	W = 1	いこの	wel	
20	So	SI	d.	તા	
51	5,	ک ځ	dz	ds	
Sz	52	5,	dq	d,	
۲3	55	SS	ds	નેપ	
Sy	Sy	52	dr	dy	
ح	55	57	dy	92	
2 ه	56	54	d7	ds	
S=	137	, ۶۶	ds	16	
Sg	Se	26	d6	do	


	prexent	hext stah		out put		
	State	Y3 Y2 Y	,Υ ₀ ,	そりをし	モノモロ	
	43424140	W=0	nel	W=O	Wil	
- م	0000	0000	1000	d,	dz	
S 1	0001	0001	0011	dı	d 3	
5,	00()	0011	0101	dq	d,	
Sr	0101	0101	0111	d3	dy	
57	0111	0111	1000	d8	dq	
-	1000	1000	0110	da	ds	
So	0110	0110	0100	dγ	ds	
٧	0100	0100	0010	d 5	d٤	
_	0010	10010	0000	do	do	


Logic Equations:

w = 1













Logic Diagram:




w = 0










Experiment:

According to the FSM, the states and their outputs should follow the diagram below.



A skeleton code for the machine was provided in the lab manual. However, the state linking and state assignments would be written depending on our student numbers, FSM machine assigned, and choice of Mealy/Moore. In this lab, the machine used was a #2 FSM Mealy Machine. The code and waveform have been posted below.

The final waveform displays my student number and states in their order. The student number is displayed in 8 bit form using the sseg block, which accepts 4 bit binary input from the FSM and converts the given into the 8 bit output. The due to the way the sseg VHDL was written, the output given by Leds is missing its rightmost value, which is the value of Leds[7]. Since the state waveforms are also the 8 bit output of a sseg block, the waveform generated also needs to be interpreted this way (under the group name Ledss).

In the VHDL, the first process will move from the current state to the next one assigned when the clock is high, otherwise the state will stay the same when clock is low. The second process will assign a 4 bit binary number to the variables current_state and student_id which will eventually be fed to the ssegs.


Conclusion:

There were some issues relating to incorrect values displaying in the waveform, however that was due to accidentally writing the incorrect values in the second process of the FSM block.

```
library ieee;
use ieee.std_logic_1164.all;
entity lab5 is
port(clk,data_in,reset:in std_logic;
        student_id,current_state:out std_logic_vector(3 downto 0));
        architecture fsm of lab5 is
        type state_type is (s0,s1,s2,s3,s4,s5,s6,s7,s8);
         signal yfsm:state_type;
         process(clk,reset)
        begin
                 if reset = '1' then
                 yfsm<=s0;
                 elsif(clk'event and clk='1')then
                          case yfsm is
                          when s0 => if data_in = '1' then yfsm <=s1;
                                   else yfsm<=s0;end if;</pre>
                          when s1 => if data_in = '1' then yfsm <=s3;
                                   else yfsm<=s1;end if;</pre>
                          when s2 => if data_in = '1' then yfsm <=s0;
                                   else yfsm<=s2;end if;</pre>
                          when s3 => if data_in = '1' then yfsm <=s5;
                                   else yfsm<=s3;end if;</pre>
                          when s4 => if data_in = '1' then yfsm <=s2;
                                   else yfsm<=s4;end if;</pre>
                          when s5 => if data_in = '1' then yfsm <=s7;
                                   else yfsm<=s5;end if;</pre>
                          when s6 => if data_in = '1' then yfsm <=s4;
                                   else yfsm<=s6;end if;</pre>
                          when s7 => if data_in = '1' then yfsm <=s8;
                                   else yfsm<=s7;end if;</pre>
                          when s8 => if data_in = '1' then yfsm <=s6;
                                   else yfsm<=s8;end if;</pre>
                          end case;
                          end if;
                          end process;
        process (yfsm,data_in)
        begin
                 case yfsm is
                          when s0 =>current_state <="0000";</pre>
                                   if data_in='1' then student_id<="0101";</pre>
                                            else student_id<="0000";</pre>
                                   end if;
                          when s1=>current_state<="0001";</pre>
                                   if data_in='1' then student_id<="0000";</pre>
                                            else student_id<="0001";</pre>
                                   end if;
                          when s2=>current_state<="0010";</pre>
                                   if data_in='1' then student_id<="1001";</pre>
                                            else student_id<="0010";</pre>
                                   end if;
                          when s3=>current_state<="0011";</pre>
                                   if data_in='1' then student_id<="0001";</pre>
                                            else student_id<="0011";</pre>
                                   end if;
                          when s4=>current_state<="0100";</pre>
```

```
if data_in='1' then student_id<="0101";</pre>
                                  else student_id<="0100";</pre>
                          end if;
                 when s5=>current_state<="0101";
                         if data_in='1' then student_id<="0001";</pre>
                                  else student_id<="0101";</pre>
                          end if;
                 when s6=>current_state<="0110";</pre>
                          end if;
                 when s7=>current_state<="0111";</pre>
                          if data_in='1' then student_id<="0011";</pre>
                                  else student_id<="0111";</pre>
                          end if;
                 when s8=>current_state<="1000";</pre>
                          if data_in='1' then student_id<="0111";</pre>
                                  else student_id<="1000";</pre>
                          end if;
                 when others =>current_state <="1111";</pre>
                          Student_id <="1111";
        end case;
end process;
end fsm;
```

	IN	varne	0 ps	0 ps									
13.	d	data_in	B 1										
13.	- p	pin_n	B 0	\perp									
13-	6	reset	B 0										
25	e k	leds	B X101101	X101101	X111111	X01	1000	X111100	X111000	X101111	X101101	X111001	X101101
25	k	leds[7]	B 1										
25	E-le	ledss	B X000000					X000	000				
25	- le	ledss[7]	B 0										
85	Ð 5	State	B X000000					X000	000				
25	5	State	B 0										
25 1	E-S	States	B X111111	X111111	X011000	X111100	X101101	X111000	X111111	X101111	X011001	X110110	X111111
25	- 5	State	BO										



Conclusion: