
COE 608 Lab 1


Nini Yang

```
| ilight.vhd | Compilation Report - light | Lierary leee; | USE leee.std_logic_l164.all; | PORT (x1,x2: IN STD_LOGIC; f: OUT STD_LOGIC); | PORT (x1,x2: IN STD_LOGIC; f: OUT STD_LOGIC); | PRCHITECTURE LogicFunction OF light | IS | PEGIN | Lee (x1 AND NOT x2) OR (NOT x1 AND x2); | END LogicFunction; | EN
```

Functional Simulation



Timing Simulation



The output is slightly delayed due to logic elements and wires in the FPGA device