
## VHDL for Sequential Circuits

COE 328-022 Pei Yang

Nov 14 2022

Pre Lab:


The machine given was a mealy FSM # 2.





## State/State Assigned table:


present	he) Sta		out put		
state	M=0		W=0	ัพะไ	
50	So	s,	d,	dz	
١ ٢	5,	<b>ک</b> ځ	dz	ds	
Sı	52	5.	dq	d,	
ζ,	53	25	ds	dy	
۲ <sub>۹</sub>	Sy	52	dr	d1	
<b>ک</b> و	3 2	57	dy	92	
2 ه	56	54	d7	ds	
S≠	137	58	ds	16	
Sg	Se	26	d 6	10	


present		hext Stah		ouput		
Stat	present		Y3 Y2 Y1 Y0 1		できょそしそ0	
4342	1140	W=0	nst	W=0	Wil	
000	o C	0000	0001	d,	dz	
5,00	21	0001	0011	dı	<b>d</b> 3	
5, 00		0011	0101	d٩	d,	
55 0 1		0101	0111	d3	dy	
10 52		0111	1000	de	d٩	
2 10		1000	0110	dy	ds	
56 0 1		0110	0100	d7	d 8	
١ ٥ ٧		0100	0010	d 5	91	
Szoo		10010	0 0 0 0	do	do	














Yo= \(\frac{1}{3}\) \(\sqrt{1}\sqrt{0} + \sqrt{3}\) \(\gamma\) \(\gamma\)



Y1 = Y5 Y1



Y2 = 4542



43= 45924140

## Logic Diagram:

