

Course Title:		Electronic Circuits				
Course Number:		ELE404				
Semester/Year		Spring 2023				
Instructor:		Sandeep Kaler				
Assignment/Lab Number:		8				
Assignment/Lab Title:		Design Project				
Submission Date		Jun 23, 2023				
Due Date:		Jun 23, 2023				
Student	Student		Student	Section	Signature*	
LAST Name	FIRST Name		Number			
Yang				04		

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

ELE404 BJT Amplifier Design Project

Name: N Yang

Student ID:

Course: ELE404

Section: 04

Instructor: Sandeep Kaler

Table of Contents:

Table of Contents:	3
Introduction:	
Objectives:	
Design Planning:	
Calculations:	
Simulation Results:	
Conclusion:	

Introduction:

The design project involved creating a BJT amplifier that satisfied the criteria listed below.

Objectives:

Requirements of the project:

- Power supply: +15 V relative to ground
- Total guiescent current drawn from the power supply: No larger than 8 mA
- No-load voltage gain (at 1 kHz): |Avo| = 50(±10%)
- Loaded voltage gain (at 1 kHz, with RL = $1k\Omega$): No smaller than 90% of the no-load
- voltage gain
- Maximum loaded output voltage swing (at 1 kHz and RL = $1k\Omega$): No smaller than 4 V
- peak to peak
- Input resistance (at 1 kHz): No smaller than 50 kΩ
- Amplifier type: Inverting or non-inverting
- Frequency response: 20 Hz to 50 kHz (-3 dB response)
- Type of transistor: BJT
- Number of stages (transistors): No more than 3
- Resistances permitted: Values smaller than 220 kΩ from the E24 series.
- Other components (BJTs, diodes, Zener diodes, etc.): Only those present in the ELE404 lab kit.

Additional Requirements:

- The output voltage must be free from distortions (clipping, etc.) under all test conditions.
- The source resistance, Rs, must be 600 Ω under all test conditions
- The designed amplifier must be AC-coupled for the load and the signal source, but the coupling between its intermediate stages may be of AC or DC type as per the designer's choice. There are no restrictions in terms of using NPN or PNP transistors.

Design Planning:


A Common Emitter-Common Collector style amplifier will be used, as the common emitter stage is good at coupling to low signals and can provide the voltage gain needed by the common collector. The common collector will help maintain the net gain of the amplifier, and . In addition, the CE-CC amplifier has good stability and reduces possible feedback by decoupling input and output stages.

Calculations:


Givens:

- 1. Vcc= 15V
- 2. $|Avo| = 50(\pm 5)$
- 3. Rin >= 50k
- 4. RL=1k
- 5. Beta = 100


CE-CC Design pattern was used.




V _{C1}	V _{E1}	I _{C1}	I _{E1}	I _{B1}	R _{E1} + R _{E2}
9.65 V	4.0 V	0.0535 mA	0.054035 mA	535 uA	74.026 kΩ



g _{m1}	R _{E1}	R _{E2}	R ₁	R ₂
2.14	1.53271 kΩ	72.493 kΩ	212.228 kΩ	96.842 kΩ



V _{E2}	I _{C2}	I _{E2}	I _{B2}	R _{E3}
8.9 V	0.2675 mA	0.2702 mA	2.675 uA	32.942 kΩ



g _{m1}	A _{Vo}
2.14	34.2322 V/V

$$K_{62} = adjustnint:$$

$$S_{0} = S_{0} \cdot 07093 = \frac{S_{0} \cdot (R_{0}/R_{0})}{1+g_{0}\cdot R_{62}}$$

$$R_{62} = \left(\frac{S_{0}}{M_{0}} \cdot (R_{0}/R_{0}) - I\right) \left(\frac{1}{S_{0}}\right)$$

$$= \left(\frac{2! (Y_{0} \cdot (S_{0}/R_{0}) - I)}{S_{0} \cdot 07013} - I\right) \left(\frac{1}{2 \cdot I_{Y}}\right)$$

$$K_{11} = \left(\frac{I_{1}}{I_{1}} + (R_{1})R_{62}\right)$$

$$= \frac{137 \cdot 33}{244} + (01 \cdot 0.202)$$

$$= \frac{137 \cdot 33}{244} \cdot \frac{R_{1}}{I_{1}}$$

$$R_{1} = \frac{R_{1}}{R_{1}} \cdot \frac{R_{2}}{R_{1}} + \frac{R_{2}}{R_{1}} = 0.313333$$

$$R_{1} + \frac{R_{2}}{R_{1}} = 0.315(R_{1} + R_{2})$$

$$R_{1} = 2S_{0} \cdot 4/15701C$$

$$R_{2} = 0.4563R_{1}$$

$$R_{1} = 2S_{0} \cdot 4/15701C$$

$$R_{2} = 0.4563R_{1}$$


$$R_{2} = 1/4 \cdot 26772C$$

$$Checic$$

$$R_{2}R_{1} = 78.4638$$


R _{E2}	R ₁	R ₂
0.902 kΩ	250.416 kΩ	114.268 kΩ

Final Design:




Simulation Results:






Vo (no load)



Vo (load)




Voltage gain calculations:


$$|Av_{\delta}| = \frac{V_{\delta}/c}{V_{i}pk} = \frac{8.45754}{4.4755} = 1.851 \times 6-6$$

$$AV = \frac{V_{\delta}/c}{V_{i}pk} = \frac{5.81844}{9.4955} = 1.13\times 10^{-5}$$

The voltage gains are invalid as they differ greatly from the accepted voltage gain value. The loaded gain is over 90% smaller than the non-loaded gain.



The current drawn from the power supply remains in the 8 mA requirement.



The frequency response is invalid as it is not between the 20-50 Hz threshold.

Conclusion:

Ultimately, this project was not successful. Although some of the requirements were met, the circuit failed to maintain all of the specifications provided. These were likely due to calculation and design errors. Rounding differences could be the basis of some of these errors, however the values obtained are far beyond the acceptable scopes. In conclusion, the design project was unsuccessful.