
# Digital Electronics COE328


Lecture 12 Dr. Shazzat Hossain

### Combinational vs. Sequential Circuit

- Combinational Circuit: output depends on <u>current inp</u>uts. Multiplexer, Decoder, ASU, etc.
- Sequential Circuit: output depends on current inputs and previous output (memory).

Latch, flip-flop, resister, counter, etc.








Case I	0 + x = V	14 X = 1
R=0 , S=0		
On+1 = R + On	$= 0 + \overline{\theta_n}$	
= an = On		
any Qn+1 = S+ on	Next state=P.S = O+ on = on  N.S -> PS	
Case II $R = 0$ $S = 1$ $S_{n+1} = R$	$\frac{1}{2+\overline{o_n}} = \overline{0+\overline{o_n}}$ $\frac{1}{2+\overline{o_n}} = \overline{1+\overline{o_n}}$	


0 +x = X

1+x=1









#### D Flip-Flops with CLEAR and PRESET

Placing a 0 on the Clear input will force the flip-flop into the state Q=0. If Clear = 1, then this input will have no effect

If Clear = 1, then this input will have no effection the NAND gates.


Similarly, Preset = 0 forces the flip-flop into

Similarly, Preset = 0 forces the flip-flop into the state Q = 1, while Preset = 1 has no effect.


To denote that the Clear and Preset inputs are active when their value is 0, we placed an overbar on the names in the figure.

We should note that the circuit that uses this flip-flop should not try to force both Clear and Preset to 0 at the same time.

A graphical symbol for this flip-flop is shown in Figure 7.13b.







publs, truth Toble, Characteristic tob




Figure 7.16 Tip-flop

useful element for building counter circuits.

# J-K Flip-flop

Two inputs J and K.

Input D is defined as  $\overline{D}=J\bar{Q}+\bar{k}Q$ 


A JK flip-flop is a combined effect SR flip-flop and  $\,$ 

T flip-flop.

It behaves as the SR flip flop where J=S and K=R  $\,$ 

for all combinations of J and, except J=1=K.

For J=1=K it behaves as the T flip-flop.



## J-K Flip-flop into T Flip-flop

