COE328 Digital Systems

Lecture 14 Dr. Shazzat Hossain

Synchronous Sequential Circuits

- In a sequential circuit, the output depends on the present values of inputs and the past states of outputs.
- In synchronous sequential circuits a clock signal is used to control.
- Synchronous sequential circuits are realized using combinational logic and one or more flip-flops.
- Sequential circuits are also called <u>finite state machines</u> (FSMs), or simply <u>machines</u> when referring to sequential circuits.


Structure of Sequential Circuit

- The circuit shown below has a set of primary inputs, W_, and produces a set of outputs, Z.
- The values of the outputs of the flip-flops are referred to as the state, Q, of the circuit.
- Under control of the clock signal, the flip-flop outputs change their state as determined by the combinational logic that feeds the inputs of these flip-flops. Thus, the circuit moves from one state to another.
- To ensure that only one transition from one state to another takes place during one clock cycle, the flip-flops have to be of the edge-triggered type.

Moore Circuit: Sequential circuits whose outputs depend only on the state of the circuit are of Moore type.

Mealy Circuit: Sequential circuits whose outputs depend on both the state and the primary inputs are of Mealy type.

These names are in honor of Edward Moore and Figure 8.1 The general form of a sequential circuit. George Mealy, who investigated the behavior of such circuits in the 1950s.



T, D, J-K

Design Steps of Sequential Circuits

· Design steps for FSM:

Step#1: Determine how many states are possible

Step#2: Which transitions are possible from one state to another state

Step#3: Begin from a state (when power is turned on or reset is used)


Suppose that we wish to design a circuit that meets the following specification:


- 1. The circuit has one input, w, and one output, z.
- 2. All changes in the circuit occur on the positive edge of a clock signal.
- 73. The output z is equal to 1 if during two immediately preceding clock cycles the input w was equal to 1. Otherwise, the value of z is equal to 0.




Figure 8.2 Sequences of input and output signals.

State - A, B. C







For $X = \omega_0 x_0$ $X = \omega_0 x_0$

For YI

Implementation

| | Present | Next | | | |
|---|-----------------------|-----------|--------------|--------|--|
| | state | w = 0 | w = 1 | Output | |
| | <i>y</i> 2 <i>y</i> 1 | $Y_2 Y_1$ | $Y_{2}Y_{1}$ | - | |
| A | 00 | 00 | 01 | 0 | |
| В | 01 | 00 | 10 | 0 | |
| C | 10 | 00 | 10 | 1 | |
| | 11 | dd | dd | d | |

Figure 8.6 State-assigned table for the sequential circuit in Figure 8.4.




Figure 8.5 A general sequential circuit with input w, output z, and two state flip-flag

Assign binary values for the states. Decide how many variables are required to represent the states. Don't care for unused states. For example, we need two variables for representing the states A, B, and C. Here, A=00, B=01, C=10, and the combination 11 is unused. The variables y2 and y1 are used for the present states and variables Y2 and Y1 are for the next states.


Implementation

Form k-maps for each variable Y1 and Y1 separately.

For k-maps, the variables are w, y2 and y1. Simplify the logic functions for Y2


and Y1

We have simplified the functions for both "considering don't care" and "ignoring don't care" conditions.



Implementation

Use D Flip-Flop as D2=Y2 and D1=Y1










Figure 8.9 Timing diagram for the circuit in Figure 8.8.



4/1=

Fxample 2

4. The state diagram for a finite state machine (FSM) with one input w and two outputs $\underline{z2}$ and $\underline{z1}$ is given below




a) Does the above state diagram use a <u>Moore</u> or <u>Mealy-type model</u> to represent the FSM?
Explain your answer.

The state diagram represents Moore-type FSM, since outputs are completely defined by states and do not depend on inputs.

b) What is the minimum number of state variables required to represent the states? Explain your answer.

Two state variables are required, because 22 4, where 4 is the number of states.



A) B)

c) Using the state assignment: A=00, B=01, C=11, and D=10, develop the next state and output equations for implementing the FSM.

| | | | | Q, Q, | W=0 | | w-l | | 1 2 2 | |
|-------------------------|------|-------|-----|-------|-------------------------------|---------------------------------|-------------------------------|-------------|-------|----|
| | | | | | D ₂ D ₁ | | D ₂ D ₁ | - | 2; 2; | |
| | | A 0.0 | | 0.1 | | 1.1 | 0.1 | | | |
| | | .0. | 0.1 | | 0.0 | | 10 | | | |
| | | C | 1.1 | | 0.1 | | 0.1 | | 0.0 | |
| | D 10 | | | 0.0 | 00 00 | | | 0.0 | | |
| 02 | | | | | D ₁ | | | | | |
| w\q_q_ | 0.0 | 01 | 11 | 10 | | w\Q _i Q _i | 0.0 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 0 | 0 | | (1) | 0 | (1) | 0 |
| 1 | OI | D | 0 | 0 | | 1 | 11 | 0 | (1) | 0 |
| $D_2 = \overline{Q_2}w$ | | | | | | | | $Q_1 + Q_2$ | VI | |
| 0.10 | | | | | | 0.10 | | | | |
| 0 | 0 | 1 | | | | | 1 | 0 | 1 | |
| | 0 | 0 | | | | 0 | 0 | 0 | 1 | |
| \$2 Q2\Q1 0 1 | | | | | $Q_1 \setminus Q_1$ | 0 | 1 | | | |