

Quick Notes 2 Page 1

For z

	0	1
0	0	0
1	0	1

$$z = wy$$

	w=0	w=1	w=0	w=1
y	Y	Y		
0	0	1	0	0
1	0	1	0	1

## Mealy State Model

The state diagram is shown in Fig 8.23. The state table shows that the output z depends on the present value of input w and the present state. The state table and state-assigned table are shown in the following figures.




Figure 8.23 State diagram of an FSM that realizes the task in Figure 8.22.

Present state	Next state		Output z	
	w=0	w=1	w=0	w=1
A	A	B	0	0
B	A	B	0	1

Figure 8.24 State table for the FSM in Figure 8.23.

Present state	Next state		Output	
	w=0	w=1	w=0	w=1
A	0	1	0	0
B	0	1	0	1

Figure 8.25 State-assigned table for the FSM in F



We implement using D FF

Logic function


	0	1
0	0	0
1	1	1

For Y

$$Y = w$$

Logic Functions

Next state  $\rightarrow Y = w$  (input)  
 Output  $\rightarrow z = wy$  (Present state)



## Logic Function

Present state	Next state		Output	
	w=0	w=1	w=0	w=1
A	0	1	0	0
B	1	1	0	1

$Y = w$   
 $z = wy$

Figure 8.25 State-assigned table for the FSM in Figure 8.24.

state-assigned Table

Present state	Next state				output	
	w=0	T	w=1	T	w=0	w=1
0	0	0	1	1	0	0
1	0	1	1	0	0	1


Logic function

For T

	0	1
0	0	1
1	1	0

for z

$$z = wy$$



excitation table

P.S	N.S	Vp
$Q_n$	$Q_{n+1}$	T
No change 0	0	0
Toggle $\rightarrow$ 0	1	1
Toggle $\rightarrow$ 1	0	1
No change 1	1	0

Formula sheet



For T

w	0	1
y	1	0

$$T = \bar{w}y + w\bar{y}$$

$$= w \oplus y$$

## Implementation



## Design Using T-FF

Present State	Next State				Output, z	
	W=0		W=1		W=0	W=1
y	Y	T	Y	T		
0	0	0	1	1	0	0
1	0	1	1	0	0	1

0	1
1	0

0	0
0	1

$$T = \bar{w}y + w\bar{y}$$

$$z = wy$$

Characteristic Table


J	K	P.S. $Q_n$	N.S. $Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Excitation table

$Q_n$	$Q_{n+1}$	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

↑  
make sure that this table  
on your formula sheet

Present state y	Next state						output, z	
	w=0			w=1			w=0	w=1
	Y	J	K	Y	J	K		
0	0	0	d	1	1	d	0	0
1	0	d	1	1	d	0	0	1



## Design using J-K Flip-Flop

Present State y	Next State						Output, z	
	W=0			W=1			W=0	W=1
	Y	J	K	Y	J	K		
0	0	0	d	1	1	d	0	0
1	0	d	1	1	d	0	0	1

0	d
1	d

$$J = w$$

d	1
d	0

$$K = \bar{w}$$

0	0
0	1

$$z = wy$$

logic function

For J

w \ y	0	1
0	0	d
1	1	d


$$J = w$$

For K

w \ y	0	1
0	d	1
1	d	0

$$K = \bar{w}$$

$$z = wy$$



## Design a Counter using the Sequential Circuit Approach

We will design a counter using the sequential circuit approach

The counting sequence is: 0-1-2-3-4-5-6-7-0

There exists an input signal w. The value of this signal is considered during each clock.

If w=0, the present count remains the same. If w=1, the count will be incremented.

## Modulo-8 Counter

### • State Diagram and State Table

Figure 8.60 gives a state diagram for the desired counter. There is a state associated with each count. In the diagram state A corresponds to count 0, state B to count 1, and so on. We show the transitions between the states needed to implement the counting sequence. Note that the output signals are specified as depending only on the state of the counter at a given time, which is the Moore model of sequential circuits. The state diagram may be represented in the state-table form as shown in Figure 8.61.




Figure 8.60 State diagram for the counter.

Present state	Next state		Output
	w = 0	w = 1	
A	A	B	0
B	B	C	1
C	C	D	2
D	D	E	3
E	E	F	4
F	F	G	5
G	G	H	6
H	H	A	7

Figure 8.61 State table for the counter.

160

← 3 Flip Flops

A → 000  
B → 001

## State Table and State-assigned Table

Three state variables are needed to represent the eight states. Let these variables, denoting the present state, be called  $y_2$ ,  $y_1$ , and  $y_0$ . Let  $Y_2$ ,  $Y_1$ , and  $Y_0$  denote the corresponding next-state functions. The most convenient (and simplest) state assignment is to encode each state with the binary number that the counter should give as output in that state. Then the required output signals will be the same as the signals that represent the state variables. This leads to the state-assigned table in Figure 8.62.

Present state	Next state		Output
	w = 0	w = 1	
A	A	B	0
B	B	C	1
C	C	D	2
D	D	E	3
E	E	F	4
F	F	G	5
G	G	H	6
H	H	A	7

Figure 8.61 State table for the counter.

Present state	Next state		Count
	w = 0	w = 1	
$y_2 y_1 y_0$	$Y_2 Y_1 Y_0$	$Y_2 Y_1 Y_0$	$z_2 z_1 z_0$
A 000	000	001	000
B 001	001	010	001
C 010	010	011	010
D 011	011	100	011
E 100	100	101	100
F 101	101	110	101
G 110	110	111	110
H 111	111	000	111

Figure 8.62 State-assigned table for the counter.

$y_2 = z_2$   
 $y_1 = z_1$   
 $y_0 = z_0$

$$Y_1 = \bar{y}_2 y_1 + y_2 \bar{y}_0 + y_2 y_1 y_0$$

logic function

for  $Y_0$

$$Y_0 = \bar{y}_2 y_0 + y_2 \bar{y}_0$$

$$Y_2 = \bar{y}_2 y_2 + y_2 y_1 + y_2 \bar{y}_0 + y_2 y_1 y_0$$

## Implementation using D Flip-Flops

When using D-type flip-flops to realize the finite state machine, each next-state function,  $Y_i$ , is connected to the  $D$  input of the flip-flop that implements the state variable  $y_i$ . The next-state functions are derived from the information in Figure 8.62. Using Karnaugh maps in Figure 8.63


	Present state $y_2 y_1 y_0$	Next state		Count $z_2 z_1 z_0$
		$w = 0$	$w = 1$	
		$Y_2 Y_1 Y_0$	$Y_2 Y_1 Y_0$	
A	000	000	001	000
B	001	001	010	001
C	010	010	011	010
D	011	011	100	011
E	100	100	101	100
F	101	101	110	101
G	110	110	111	110
H	111	111	000	111

Figure 8.62 State-assigned table for the counter.

## Logic Function

	Present state $y_2 y_1 y_0$	Next state		Count $z_2 z_1 z_0$
		$w = 0$	$w = 1$	
		$Y_2 Y_1 Y_0$	$Y_2 Y_1 Y_0$	
A	000	000	001	000
B	001	001	010	001
C	010	010	011	010
D	011	011	100	011
E	100	100	101	100
F	101	101	110	101
G	110	110	111	110
H	111	111	000	111

Figure 8.62 State-assigned table for the counter.



## Implementation

$$D_0 = Y_0 = \bar{w}y_0 + w\bar{y}_0$$

$$D_1 = Y_1 = \bar{w}y_1 + y_1\bar{y}_0 + w\bar{y}_0\bar{y}_1$$

$$D_2 = Y_2 = \bar{w}y_2 + \bar{y}_0y_2 + \bar{y}_1y_2 + w\bar{y}_0y_1\bar{y}_2$$




Figure 8.64 Circuit diagram for the counter implemented with D flip-flops.

Moore design

✓

## Implementation Using JK Flip-Flops

The final step in the design is to choose the type of flip-flops and derive the expressions that control the flip-flop inputs. The most straightforward choice is to use D-type flip-flops. We pursue this approach first. Then we show the alternative of using JK-type flip-flops. In either case the flip-flops must be edge triggered to ensure that only one transition takes place during a single clock cycle.

Present State	Next State D-FF	JK-FF	T-FF
0	0	0d	0
0	1	1d	1
1	1	d0	0
1	0	d1	1

Present state $y_2 y_1 y_0$	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$	Next state $Y_2 Y_1 Y_0$	output
0 0 0	0d	0d	0d	0 0 0	0
0 0 1	0d	0d	d0	0 0 1	0
0 1 0	0d	d0	0d	0 1 1	0
0 1 1	0d	d0	d0	1 0 0	1
1 0 0	d0	0d	0d	1 0 1	1
1 0 1	d0	0d	d0	1 1 0	1
1 1 0	d0	d0	0d	1 1 1	1
1 1 1	d0	d0	d0	0 0 0	0

## State-assigned Table

Once the table in Figure 8.65 has been derived, it provides a truth table with inputs  $y_2, y_1, y_0$ , and  $w$ , and outputs  $J_0, K_0, J_1, K_1, J_2$ , and  $K_2$ . We can then derive expressions for

$y_2, K, J, K, J, K, J, K$ . We can then derive expressions for

Present State	Next State D-FF	J-K-FF	T-FF
0	0	0 d	0
0	1	1 d	1
1	1	d 0	0
1	0	d 1	1

	Present state $y_2 y_1 y_0$	Flip-flop inputs (Next State)								Count $z_2 z_1 z_0$
		$w = 0$				$w = 1$				
		$J_2 K_2$	$J_1 K_1$	$J_0 K_0$	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$
A	000	0d	0d	0d	001	0d	0d	1d	000	
B	001	0d	0d	0d	010	0d	1d	d1	001	
C	010	0d	0d	0d	011	0d	0d	1d	010	
D	011	0d	0d	0d	100	1d	d1	d1	011	
E	100	0d	0d	0d	101	0d	0d	1d	100	
F	101	0d	0d	0d	110	0d	1d	d1	101	
G	110	0d	0d	0d	111	0d	0d	1d	110	
H	111	0d	0d	0d	000	d1	d1	d1	111	

Figure 8.65 Excitation table for the counter with JK flip-flops.

169

## Logic Function

$w y_2$		$y_1 y_0$			
		00	01	11	10
00	0	0	d	d	0
01	0	0	d	d	0
11	1	d	d	1	1
10	1	d	d	1	1

$J_0 = w$

$w y_2$		$y_1 y_0$			
		00	01	11	10
00	d	0	0	d	d
01	d	0	0	d	d
11	d	1	1	d	d
10	d	1	1	d	d

$K_0 = w$

$w y_2$		$y_1 y_0$			
		00	01	11	10
00	0	0	0	d	d
01	0	0	0	d	d
11	1	d	1	d	d
10	1	d	1	d	d

$J_1 = w y_0$


  

$w y_2$		$y_1 y_0$			
		00	01	11	10
00	d	d	0	0	0
01	d	d	0	0	0
11	d	d	1	0	0
10	d	d	1	0	0

$K_1 = w y_0$



## Logic Function




**Figure 8.66** Karnaugh maps for JK flip-flops in the counter.

## Implementation

$$J_0 = K_0 = w$$

$$J_1 = K_1 = wy_0$$

$$J_2 = K_2 = wy_0y_1$$



**Figure 8.67** Circuit diagram using JK flip-flops.

*Modelo - 5 counter*  
*T →*

## Implement using T Flip-Flops

	Present state $y_2 y_1 y_0$	Next state		Count $z_2 z_1 z_0$
		$w = 0$	$w = 1$	
		$Y_2 Y_1 Y_0$	$Y_2 Y_1 Y_0$	
A	000	000	001	000
B	001	001	010	001
C	010	010	011	010
D	011	011	100	011
E	100	100	101	100
F	101	101	110	101
G	110	110	111	110
H	111	111	000	111

Present State	Next State D-FF	J K-FF	T-FF
0	0	0 d	0
0	1	1 d	1
1	1	d 0	0
1	0	d 1	1

- Convert the state assigned table to T-Type FFs
- Design the circuit, use the K-Map