
COE328 Digital Systems

Lecture 13


Dr. Shazzat Hossain



Truth Table

Next olp

Case I T=0 x off D= anti= 0.ant 0.a= a+0= an



 $\mbox{Logic function for } D = \bar{T}Q + T\bar{Q}$

Case 1:

T=0; Q(t)=1;
$$\bar{Q}(t)=0$$
; D=1.1+0.0=1 ; Q(t+1)=1 i.e. Q(t+1)=Q(t)


T=0; Q(t)=0;
$$\bar{Q}(t) = 1$$
; D=0.0+0.1=0; Q(t+1)=0 i.e. Q(t+1)=Q(t)


Case 2:

T=1; Q(t)=1;
$$\bar{Q}(t)=0$$
; D=0.1+1.0=0 ; Q(t+1)=0 i.e. Q(t+1)= $\overline{Q(t)}$

T=1; Q(t)=0;
$$\overline{Q}(t) = 1$$
; D=0.0+1.1=1; Q(t+1)=1 i.e. Q(t+1)= $\overline{Q(t)}$

T flip-flop derives from the behavior of the circuit, which "toggles" $_{_{\mathrm{Clock}}}$ its state when T = 1. The toggle feature makes the T flip-flop a useful element for building counter circuits.








Figure 7.16 T flip-flop

J-K Flip-flop

Two inputs J and K.

Input D is defined as $D = J\bar{Q} + \bar{k}Q$


A JK flip-flop is a combined effect SR flip-flop and $\,$


T flip-flop.

It behaves as the SR flip flop where J=S and K=R $\,$

for all combinations of J and, except J=1=K.

For J=1=K it behaves as the T flip-flop.









(c) Graphical symbol

Figure 7.17 JK flip-flop.


J-K Flip-flop into T Flip-flop







Register

- Flip-flop is a one-bit memory cell.
- To increase the storage capacity, we have to use a group of flip-flops. The group of flip-flops is called a register.
- Shift Register: A 4-bit shift register is shown in figure.








(b) A sample sequen

Parallel-access Shift Register

Shift/Load =0, serial input and shift

Shift/load= 1, parallel load






Figure 7.19 Parallel-access shift register.

Counters: Asynchronous Counters

Asynchronous Counters: Asynchronous counters are those counters which do not operate on simultaneous clocking. In an asynchronous counter, only the first flip-flop is externally clocked using a clock pulse while the clock input for the successive flip-flops will be the output from a previous flip-flop.

This means that only a single clock pulse is not driving all the flipflops in the arrangement of the counter.

- Ring Counter
- Modulo-8 counter (counter with 3 flip-flops)
- UP counter and down counter

