



Course Title:	Electronic Circuits
Course Number:	ELE404
Semester/Year	Spring 2023

Instructor:	Sandeep Kaler
-------------	---------------

Assignment/Lab Number:	8
Assignment/Lab Title:	Design Project

Submission Date	Jun 23, 2023
Due Date:	Jun 23, 2023

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Yang			04	

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

ELE404 BJT Amplifier Design Project

Name: N Yang

Student ID:

Course: ELE404

Section: 04

Instructor: Sandeep Kaler

Table of Contents:

Table of Contents:	3
Introduction:	4
Objectives:	4
Design Planning:	4
Calculations:	4
Simulation Results:	4
Conclusion:	4

Introduction:

The design project involved creating a BJT amplifier that satisfied the criteria listed below.

Objectives:

Requirements of the project:

- Power supply: +15 V relative to ground
- Total quiescent current drawn from the power supply: No larger than 8 mA
- No-load voltage gain (at 1 kHz): $|A_{vo}| = 50(\pm 10\%)$
- Loaded voltage gain (at 1 kHz, with $R_L = 1\text{k}\Omega$): No smaller than 90% of the no-load voltage gain
- Maximum loaded output voltage swing (at 1 kHz and $R_L = 1\text{k}\Omega$): No smaller than 4 V peak to peak
- Input resistance (at 1 kHz): No smaller than 50 k Ω
- Amplifier type: Inverting or non-inverting
- Frequency response: 20 Hz to 50 kHz (-3 dB response)
- Type of transistor: BJT
- Number of stages (transistors): No more than 3
- Resistances permitted: Values smaller than 220 k Ω from the E24 series.
- Other components (BJTs, diodes, Zener diodes, etc.): Only those present in the ELE404 lab kit.

Additional Requirements:

- The output voltage must be free from distortions (clipping, etc.) under all test conditions.
- The source resistance, R_s , must be 600 Ω under all test conditions
- The designed amplifier must be AC-coupled for the load and the signal source, but the coupling between its intermediate stages may be of AC or DC type as per the designer's choice. There are no restrictions in terms of using NPN or PNP transistors.

Design Planning:

A Common Emitter-Common Collector style amplifier will be used, as the common emitter stage is good at coupling to low signals and can provide the voltage gain needed by the common collector. The common collector will help maintain the net gain of the amplifier, and . In addition, the CE-CC amplifier has good stability and reduces possible feedback by decoupling input and output stages.

Calculations:

Givens:

1. $V_{CC} = 15V$
2. $|A_{vo}| = 50(\pm 5)$
3. $R_{in} \geq 50k$
4. $R_L = 1k$
5. $\beta = 100$

CE-CC Design pattern was used.

DC:

For bias i stability,
 $DC V_E > 3V_{BE}$
 $V_E > 3(0.7)$
 $V_E > 2.1V$
 $V_E = 4.0V$


Swing:
 $V_C = \frac{1}{2}(V_{CC} + V_E + V_{sat})$
 $= \frac{1}{2}(15 + 4.0 + 0.3)$
 $V_C = 9.65$

$I_{C1} = \frac{15 - 9.65}{70k} = 0.0535 \text{ mA}$
 $I_{E1} = \frac{I_{C1}}{\alpha} = 0.054035 \text{ mA}$
 $I_{B1} = \frac{I_{C1}}{\beta} = 535 \text{ uA}$

$R_{E1} + R_{E2} = \frac{V_{E1}}{I_{E1}} = 74.026 \text{ k-}\Omega$

V_{C1}	V_{E1}	I_{C1}	I_{E1}	I_{B1}	$R_{E1} + R_{E2}$
9.65 V	4.0 V	0.0535 mA	0.054035 mA	535 uA	74.026 k Ω

AC:



$$g_{m1} = 40 I_{C1} = 2.14$$

$$A_{v0} = \frac{g_{m1} R_{C1}}{1 + g_{m1} R_{E1}}$$

$$R_{E1} = \left(\frac{g_{m1} R_{C1}}{A_{v0}} - 1 \right) \left(\frac{1}{g_{m1}} \right)$$

$$R_{E1} = 1.53271 \text{ k}\Omega$$

$$R_{E2} = 72.493 \text{ k}\Omega$$

$$R_{in1} = R_1 \parallel R_2 \parallel R_i \geq 50 \text{ k}\Omega$$

$$R_i' = \frac{\beta}{g_{m1}} + (\beta + 1) R_{E2}$$

$$R_i' = 141.0875 \text{ k}\Omega$$

$$\frac{1}{\frac{1}{50} - \frac{1}{R_i}} = \frac{R_1 R_2}{R_1 + R_2}$$

$$\frac{V_B}{V_{CC}} = \frac{R_2}{R_1 + R_2}$$

$$\frac{1}{\frac{1}{50} - \frac{1}{R_i}} = \frac{2.19149 R_2}{3.19149}$$

$$0.31333 = \frac{R_2}{R_1 + R_2}$$

$$R_1 = 2.19149 R_2$$

$$R_2 = 96.842 \text{ k}\Omega$$

$$R_1 = 212.2279 \text{ k}\Omega$$


(check:

$$\frac{R_1 R_2}{R_1 + R_2} = 66.4981 = \frac{1}{\frac{1}{50} - \frac{1}{R_i}} \quad \frac{R_2}{R_1 + R_2} = 0.31333 = \frac{V_B}{V_{CC}}$$




values valid

g_{m1}	R_{E1}	R_{E2}	R_1	R_2
2.14	1.53271 k Ω	72.493 k Ω	212.228 k Ω	96.842 k Ω



V_{E2}	I_{C2}	I_{E2}	I_{B2}	R_{E3}
8.9 V	0.2675 mA	0.2702 mA	2.675 uA	32.942 k Ω



g_{m1}	A_{V0}
2.14	34.2322 V/V

R_{E2} adjustment:

$$\frac{50}{0.99858} = 50.07093 = \frac{g_{m1}(R_{C1} \parallel R_{L1})}{1 + g_{m1} R_{E2}}$$

$$R_{E2} = \left(\frac{g_{m1}(R_{C1} \parallel R_{L1})}{A_{V0.1}} - 1 \right) \left(\frac{1}{g_{m1}} \right)$$

$$= \left(\frac{2.14(50k \parallel 11578709)}{50.07093} - 1 \right) \left(\frac{1}{2.14} \right)$$

$$R_{E2} = 0.902 \text{ k}\Omega$$

$$R_{i1} = r_{\pi 1} + (\beta + 1) R_{E2}$$

$$= \frac{100}{2.14} + 101 \cdot 0.902$$

$$= 137.83 \text{ k}\Omega$$

$$R_{in} = R_1 \parallel R_2 \parallel R_{i1}$$

$$\frac{1}{50} = \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_{i1}}$$

$$\frac{R_2}{R_1 + R_2} = 0.313333$$

$$R_2 = 0.313(R_1 + R_{i1})$$

$$78.4638 = \frac{R_1 \cdot 0.4563}{R_1(1 + 0.4563)}$$

$$R_2(1 - 0.313) = 0.313 R_1$$

$$R_1 = 250.416 \text{ k}\Omega$$

$$R_2 = 0.4563 R_1$$


$$R_2 = 114.2677 \text{ k}\Omega$$

Check

$$\frac{R_2 R_1}{R_1 + R_2} = 78.4638 \checkmark$$


R_{E2}	R_1	R_2
0.902 k Ω	250.416 k Ω	114.268 k Ω

Final Design:




Simulation Results:


Vi



Vo (no load)



Vo (load)




Voltage gain calculations:


$$|A_{v_o}| = \frac{v_{opk}}{v_{ipk}} = \frac{8.4575 \mu}{4.4959} = 1.881 \times 10^{-6}$$

$$A_v = \frac{v_{opk}}{v_{ipk}} = \frac{50.8184 \mu}{4.4959} = 1.13 \times 10^{-5}$$

The voltage gains are invalid as they differ greatly from the accepted voltage gain value. The loaded gain is over 90% smaller than the non-loaded gain.



The current drawn from the power supply remains in the 8 mA requirement.



The frequency response is invalid as it is not between the 20-50 Hz threshold.

Conclusion:

Ultimately, this project was not successful. Although some of the requirements were met, the circuit failed to maintain all of the specifications provided. These were likely due to calculation and design errors. Rounding differences could be the basis of some of these errors, however the values obtained are far beyond the acceptable scopes. In conclusion, the design project was unsuccessful.

