Course Title:	Computer Organization and Architecture		
Course Number:	COE 608		
Semester/Year (e.g.F2016)	W2024		
Instructor:	Dr. Khalid A. Hafeez		
Assignment/Lab Number:	2		
Assignment/Lab Title:	Program Counter and Register Set Design		
Submission Date	Jan 31 2024		
Due Date:	Feb 1 2024		

Student	Student	Student	Section	Signature*
LAST Name	FIRST Name	Number		
Yang	Nini	501137659	11	Mini Yay

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

Lab Objective

The objective of this lab was to simulate the Register and 32 Counter required in 32 bit CPUs.

Experiment Details

```
use ieee std_logic_1164.all;
3
     use ieee.std_logic_arith.all;
 4
     use ieee.std_logic_unsigned.all;
    mentity register1 is
7
    □port(
8
        d : in std_logic;
9
        ld : in std_logic;
10
        clr : in std_logic;
11
        clk : in std_logic;
        Q : out std_logic
12
13
        );
14
        end registerl;
15
16
        architecture Behavior of register1 is
    17
    18
    process (ld, clr, clk)
19
    begin
20
             if clr = '1' then
                Q <= 'O';
                                                                  Z
21
    F
22
             elsif ((clk'event and clk='1') and (ld = '1')) then
23
                Q <= d;
24
             end if;
25
           end process;
26
        end Behavior;
```

Figure 1: Code for Register1.vhd, 1 bit Register

```
AA 🔩 🔐 揮 🗐 🕦 😘 🕦 🕡 💆 🔯 🕬 🗚
     library ieee;
 2
     use ieee.std_logic_1164.all;
 3
 4
    mentity mux2to1 is
 5
    port ( s : in std_logic;
 6
           w0,w1 : in std_logic_vector(31 downto 0);
 7
           f : out std_logic_vector(31 downto 0));
 8
     end mux2to1;
 9
    architecture Behavior of mux2tol is
10
    ⊟begin
11
12
        with s select
13
              f <= w0 when '0',
14
              w1 when others;
15
16
     end Behavior;
```

Figure 2: Code for mux2to1.vhd, 2 to 1 multiplexer

```
library ieee;
 2 🔵
      use ieee.std_logic_1164.all;
 3
      use ieee.std_logic_arith.all;
 4
      use ieee.std_logic_unsigned.all;
 5
    entity add is
 6
 7
    port (A : in std_logic_vector(31 downto 0);
8
         B : out std_logic_vector(31 downto 0)
9
                                                     Z
         );
10
11
      end add;
12
    marchitecture Behavior of add is
13
    ⊟begin
14
15
      B \le A + 4;
16
     Lend Behavior;
17
```

Figure 3: Code for Add.vhd, Adder block

```
library ieee;
       use ieee.std_logic_1164.all;
 3
      use ieee.std_logic_arith.all;
 4
      use ieee.std_logic_unsigned.all;
    ⊟entity register32 is
6
     □port (
          d : in std_logic_vector(31 downto 0);
8
9
          ld : in std_logic;
         clr : in std_logic;
clk : in std_logic;
Q : out std_logic_vector(31 downto 0)
10
11
12
13
      );
      end register32;
14
15
    marchitecture Behavior of register32 is
    __begin
17
18
         process (ld,clr,clk)
    19
          begin
             if clr = '1' then
20
                Q <= (others => '0');
21
             elsif ((clk'event and clk = '1' ) and (ld = '1' )) then
22
23
               Q <= d;
24
             end if;
25
          end process;
     Lend Behavior;
26
```

Figure 4: Code for register32.vhd, 32 bit register

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
        entity pc is
                      clr : in std_logic;
clk : in std_logic;
ld : in std_logic;
inc : in std_logic;
d : in std_logic_vector(31 downto 0);
q : out std_logic_vector(31 downto 0);
        ⊟architecture Behavior of pc is
□ component add
17
18
19
20
21
22
23
24
25
26
27
28
                      port (
A: in std_logic_vector(31 downto 0);
B: out std_logic_vector(31 downto 0)
               end component;
                 component mux2to1
                     omponent mux2tol
port (
    s : in std_logic;
    w0,w1 : in std_logic_vector(31 downto 0);
    f : out std_logic_vector(31 downto 0)
);
                 );
end component;
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
                 component register32
                                         : in std_logic_vector(31 downto 0);
                            d : In sta_logic_vector(31 downto 0);
ld : in sta_logic;
clr : in sta_logic;
clk : in sta_logic;
Q : out sta_logic_vector(31 downto 0)
                add0: add port map(q_out, add_out);
                       mux0: mux2tol port map (inc, d, add_out, mux_out);
req0: register32 port map (mux_out, ld, clr, clk, q_out);
                        q <= q_out;
          Lend Behavior;
```

Figure 5: Code for Pc.vhd, Program Counter

The program counter (PC) code combines the 32 bit register, 1 bit register, 2:1 multiplexer, and adder to form the program counter. They were incorporated as components since it reduces the number of lines of code compared to directly pasting code from each component. In addition, the code is cleaner and easier to read and debug.

Results

The resulting waveforms for each component is displayed below.




Figure 6: Waveform for Register1.vhd, 1 bit register




Figure 7: Waveform for Register32.vhd, 32 bit register




Figure 8: Waveform for Pc.vhd, Program Counter

Input d was used to determine PC values, Id input loaded PC with the input at d when clk was HIGH. Inc input incremented PC by 4 during execution, and was used to select either input d or pc + 4.

Discussion:

When compared with the expected waveforms taken from Lab2_Tutorial lab manual, the resulting waveforms have the same outputs given the same inputs. Therefore, a functioning and successful program counter was created. The final PC waveform displays a functioning 32 bit program counter, similar to those found in 32 bit CPUs.




Figure 9: Expected waveform for the 1 bit Register




Figure 10: Expected waveform for the 32 bit Register




Figure 11: Expected waveform for the program counter

References:

- → Ryerson University, "Lab2_Manual_W2021", D2L
- → Ryerson University, "Lab2_Tutorial", D2L