


# Digital Electronics COE328

Lecture 12  
Dr. Shazzat Hossain

## Combinational vs. Sequential Circuit

- Combinational Circuit: output depends on current inputs.  
Multiplexer, Decoder, ASU, etc.
- Sequential Circuit: output depends on current inputs and previous output (memory).  
Latch, flip-flop, register, counter, etc.



Truth Table

A	P.S $Q_n$	N.S $Q_{n+1}$
0	0	0
1	0	1
1	1	1
0	1	0

## Basic Latch

A memory element can be built with NOR gates.

The input (set or reset) is used to change the state Q of the circuit.

Circuit Operation:

Case I:

R=0; S=0;

$$Q_{n+1} = R + \overline{Q_n} = 0 + \overline{Q_n} = Q_n$$

$$\overline{Q}_{n+1} = S + \overline{Q_n} = 0 + \overline{Q_n} = \overline{Q_n}$$

Case II:

R=0; S=1;

$$Q_{n+1} = R + \overline{Q_n} = 0 + \overline{Q_n} = \overline{Q_n}$$

$$\overline{Q}_{n+1} = S + \overline{Q_n} = 1 + \overline{Q_n} = \overline{1} = 0$$

Case III:

R=1; S=0;

$$Q_{n+1} = R + \overline{Q_n} = 1 + \overline{Q_n} = \overline{1} = 0$$

$$\overline{Q}_{n+1} = S + \overline{Q_n} = 0 + \overline{Q_n} = \overline{Q_n}$$


Case IV:

R=1; S=1;

$$Q_{n+1} = R + \overline{Q_n} = 1 + \overline{Q_n} = \overline{1} = 0$$

$$\overline{Q}_{n+1} = S + \overline{Q_n} = 1 + \overline{Q_n} = \overline{1} = 0$$

Therefore, CASE III is an invalid or not-used case.



Case III

$$R = 1, S = 0$$

$$Q_{n+1} = \overline{1 + \overline{Q_n}} = \overline{1} = 0$$

$$\overline{Q}_{n+1} = 1$$

Case I

R=0, S=0

$$Q_{n+1} = R + \overline{Q_n} = 0 + \overline{Q_n} = \overline{Q_n}$$

$$\overline{Q}_{n+1} = S + \overline{Q_n} = 0 + \overline{Q_n} = \overline{Q_n}$$

No change

$$Q_{n+1} = Q_n \text{ Next state = P.S}$$

$$\overline{Q}_{n+1} = \overline{Q_n} \text{ N.S} \Rightarrow \text{P.S}$$

Case II

R=0, S=1

$$Q_{n+1} = R + \overline{Q_n} = 0 + \overline{Q_n} = \overline{Q_n} = Q_n$$

$$\overline{Q}_{n+1} = S + \overline{Q_n} = 1 + \overline{Q_n} = \overline{1} = 0$$

$$Q_{n+1} = 1 + \bar{Q}_n = 1$$

$$\bar{Q}_{n+1} = 1$$

## NAND Latch

A memory element can be built with NAND gates.

The input (set or reset) is used to change the state Q of the circuit.

Circuit Operation:

Case I:

R=0; S=0;

$$Q_{n+1} = \overline{R \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

$$\bar{Q}_{n+1} = \overline{S \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

Therefore, CASE I is an invalid or not-used case.

Case II:

R=0; S=1;

$$Q_{n+1} = \overline{R \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

$$\bar{Q}_{n+1} = \overline{S \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$

Case III:

R=1; S=0;

$$Q_{n+1} = \overline{R \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$


$$\bar{Q}_{n+1} = \overline{S \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

Case IV:

R=1; S=1;

$$Q_{n+1} = \overline{R \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$

$$\bar{Q}_{n+1} = \overline{S \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$



R	S	Present State	Next State
0	0	*	Invalid
0	1	*	1
1	0	*	0
1	1	*	$Q_{n+1} = Q_n$ No change

$$\left. \begin{array}{l} Q_{n+1} = Q_n \\ \bar{Q}_{n+1} = \bar{Q}_n \end{array} \right\} \text{No change}$$

$$Q_{n+1} = 1 + \bar{Q}_n = 1$$

$$\bar{Q}_{n+1} = \overline{S + Q_n} = \overline{1 + Q_n} = \bar{1} = 0$$

Case IV


$$R=1, S=1$$

$$\left. \begin{array}{l} Q_{n+1} = \overline{R + \bar{Q}_n} = \bar{1} = 0 \\ \bar{Q}_{n+1} = \overline{S + Q_n} = \bar{1} = 0 \end{array} \right\}$$

$$Q_{n+1} = \bar{Q}_{n+1} \text{ invalid}$$



## Gated SR Latch



CLK	S	R	Q(t+1)
0	x	x	Q(t) (no change)
1	0	0	Q(t) (no change)
1	0	1	0
1	1	0	1
1	1	1	x

Case I: CLK=1; S=0; R=0; will give  $R'=1; S'=1$ ;

$$Q_{n+1} = \overline{R' \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$

$$\bar{Q}_{n+1} = \overline{S' \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$

Case II: CLK=1; S=0; R=1; will give  $R'=1; S'=0$ ;

$$Q_{n+1} = \overline{R' \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$

$$\bar{Q}_{n+1} = \overline{S' \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

Case III: CLK=1; S=1; R=0; will give  $R'=0; S'=1$ ;

$$Q_{n+1} = \overline{R' \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

$$\bar{Q}_{n+1} = \overline{S' \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$


Case III: CLK=1; S=1; R=1; will give  $R'=0; S'=0$ ;

$$Q_{n+1} = \overline{R' \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

$$\bar{Q}_{n+1} = \overline{S' \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

CLK	R	S	P.S $Q_n$	N.S $Q_{n+1}$
0	x	x	x	No change
1	0	0	x	NC
1	0	1	x	1
1	1	0	x	0
1	1	1	x	Invalid



## Gated D-Latch

Case I: CLK=1; D=0

S=0; R=1; will give  $R'=1; S'=0$ ;

$$Q_{n+1} = \overline{R' \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$


$$\bar{Q}_{n+1} = \overline{S' \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

Case III: CLK=1; D=1;


S=1; R=0; will give  $R'=0; S'=1$ ;

$$Q_{n+1} = \overline{R' \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$

$$\bar{Q}_{n+1} = \overline{S' \cdot Q_n} = \overline{1 \cdot Q_n} = \bar{Q}_n$$




CLK	D	Q(t+1)
0	x	Q(t)
1	0	0
1	1	1




CLK	D	P.S $Q_n$	N.S $Q_{n+1}$
0	x	x	NC
1	0	x	0
1	1	x	1



$$Q_{n+1} = \overline{R' \cdot Q_n} = \overline{0 \cdot Q_n} = \overline{0} = 1$$



CLK	D	Q
0	0	0
1	0	0
1	1	1



$S=1$



## D Flip-Flops with CLEAR and PRESET

Placing a 0 on the Clear input will force the flip-flop into the state  $Q = 0$ .  
 If  $\text{Clear} = 1$ , then this input will have no effect on the NAND gates.  
 Similarly,  $\text{Preset} = 0$  forces the flip-flop into the state  $Q = 1$ , while  $\text{Preset} = 1$  has no effect.  
 To denote that the Clear and Preset inputs are active when their value is 0, we placed an overbar on the names in the figure.  
 We should note that the circuit that uses this flip-flop should not try to force both Clear and Preset to 0 at the same time.  
 A graphical symbol for this flip-flop is shown in Figure 7.13b.




Figure 7.13 Master-slave D flip-flop with Clear and Preset.

## Positive-edge-triggered D flip-flop with Clear and Preset





Figure 7.14 Positive-edge-triggered D flip-flop with Clear and Preset.

Symbols, Truth Table, Characteristic table, excitation table

## T Flip-Flop

Logic function for  $D = \bar{T}Q + T\bar{Q}$

Case 1:

$T=0$ ;  $Q(t)=1$ ;  $\bar{Q}(t)=0$ ;  $D=1.1+0.0=1$ ;  $Q(t+1)=1$  i.e.  $Q(t+1)=Q(t)$


$T=0$ ;  $Q(t)=0$ ;  $\bar{Q}(t)=1$ ;  $D=0.0+0.1=0$ ;  $Q(t+1)=0$  i.e.  $Q(t+1)=Q(t)$

Case 2:

$T=1$ ;  $Q(t)=1$ ;  $\bar{Q}(t)=0$ ;  $D=0.1+1.0=0$ ;  $Q(t+1)=0$  i.e.  $Q(t+1)=\bar{Q}(t)$

$T=1$ ;  $Q(t)=0$ ;  $\bar{Q}(t)=1$ ;  $D=0.0+1.1=1$ ;  $Q(t+1)=1$  i.e.  $Q(t+1)=\bar{Q}(t)$

T flip-flop derives from the behavior of the circuit, which "toggles" its state when  $T = 1$ . The toggle feature makes the T flip-flop a useful element for building counter circuits.



(b) Characteristic table

T	$Q(t+1)$
0	$Q(t)$
1	$\bar{Q}(t)$




Figure 7.16 T flip-flop.

## J-K Flip-flop

Two inputs J and K.


Input D is defined as  $\bar{D} = J\bar{Q} + \bar{K}Q$

A JK flip-flop is a combined effect SR flip-flop and T flip-flop.

It behaves as the SR flip flop where J=S and K=R

for all combinations of J and, except J=1=K.

For J=1=K it behaves as the T flip-flop.



(a) Circuit

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\bar{Q}(t)$

(b) Characteristic table



(c) Graphical symbol

Figure 7.17 JK flip-flop.

## J-K Flip-flop into T Flip-flop

