


# COE328 Digital Systems

## Lecture 13


Dr. Shazzat Hossain

### Latch

S-R, D





CLK	S	R	$Q_{n+1}$
0	x	x	NC
1	0	0	NC
1	0	1	0
1	1	0	1
1	1	1	Invalid



### Flip-Flop

S-R, D



CLK	D	Q
0	x	NC
1	0	0
1	1	1

← No change (Memory)

← Next state  
 $Q_{n+1} = Q_n$  ← Present state

CLK	D	Q
0	x	NC
↑	0	0
↑	1	1

1 — ↑ — ↓ —  
↑ Positive  
negative

Truth Table

CLK 1 1 1

next o/p

Case I

$T = 0$

Next o/p  
 $D = Q_{n+1} = \bar{0} \cdot Q_n + 0 \cdot \bar{Q}_n = Q_n + 0 = Q_n$  ← Present state

Truth Table

clk	T	Q
0	x	NC
1	0	NC
1	1	Toggle $\bar{Q}_n = Q_{n+1}$

next o/p

$$D = Q_{n+1} = \bar{T} \cdot Q + T \cdot \bar{Q}$$

Next

$$D = Q_{n+1} = \bar{0} \cdot Q_n + 0 \cdot \bar{Q}_n = Q_n + 0 = Q_n$$

Case II :  $T = 1$

Toggle

$$D = Q_{n+1} = \bar{T} \cdot Q_n + 1 \cdot \bar{Q}_n = 0 + \bar{Q}_n = \bar{Q}_n$$

Logic function for  $D = \bar{T}Q + T\bar{Q}$

Case 1:

$T=0$ ;  $Q(t)=1$ ;  $\bar{Q}(t)=0$ ;  $D=1 \cdot 1 + 0 \cdot 0 = 1$ ;  $Q(t+1)=1$  i.e.  $Q(t+1)=Q(t)$

$T=0$ ;  $Q(t)=0$ ;  $\bar{Q}(t)=1$ ;  $D=0 \cdot 0 + 0 \cdot 1 = 0$ ;  $Q(t+1)=0$  i.e.  $Q(t+1)=Q(t)$

Case 2:

$T=1$ ;  $Q(t)=1$ ;  $\bar{Q}(t)=0$ ;  $D=0 \cdot 1 + 1 \cdot 0 = 0$ ;  $Q(t+1)=0$  i.e.  $Q(t+1)=\bar{Q}(t)$


$T=1$ ;  $Q(t)=0$ ;  $\bar{Q}(t)=1$ ;  $D=0 \cdot 0 + 1 \cdot 1 = 1$ ;  $Q(t+1)=1$  i.e.  $Q(t+1)=\bar{Q}(t)$

T flip-flop derives from the behavior of the circuit, which "toggles"

its state when  $T = 1$ . The toggle feature makes the T flip-flop a

useful element for building counter circuits.

## T Flip-Flop



(b) Characteristic table

T	Q(t+1)
0	Q(t)
1	$\bar{Q}(t)$





Figure 7.16 T flip-flop.

$$J = T$$

## J-K Flip-flop

Two inputs J and K.

$$= 1 \cdot \bar{Q} + 0 \cdot Q = \bar{Q} + Q = 1$$

Input D is defined as  $D = J\bar{Q} + \bar{K}Q$

$$= 0 \cdot \bar{Q} + 1 \cdot Q = 0 + Q = Q$$


A JK flip-flop is a combined effect SR flip-flop and

T flip-flop.

It behaves as the SR flip flop where  $J=S$  and  $K=R$

for all combinations of J and, except  $J=1=K$ .

For  $J=1=K$  it behaves as the T flip-flop.




(a) Circuit

SR

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\bar{Q}(t)$

T-Flip-flop


(b) Characteristic table



(c) Graphical symbol

Figure 7.17 JK flip-flop.

## J-K Flip-flop into T Flip-flop




Memory →

T	Q
0	NC
1	Toggle


J	K	Q
0	0	NC
1	1	Toggle



ASU

## Register

- Flip-flop is a one-bit memory cell.
- To increase the storage capacity, we have to use a group of flip-flops. The group of flip-flops is called a register.
- Shift Register: A 4-bit shift register is shown in figure.



(a) Circuit



	In	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub> = Out
t <sub>0</sub>	1	0	0	0	0
t <sub>1</sub>	0	1	0	0	0
t <sub>2</sub>	1	0	1	0	0
t <sub>3</sub>	1	1	0	1	0
t <sub>4</sub>	1	1	1	0	1
t <sub>5</sub>	0	1	1	1	0
t <sub>6</sub>	0	0	1	1	1
t <sub>7</sub>	0	0	0	1	1

(b) A sample sequence

## Parallel-access Shift Register

Shift/Load = 0, serial input and shift

Shift/load = 1, parallel load





**Figure 7.19** Parallel-access shift register.

# Counters: Asynchronous Counters

**Asynchronous Counters:** Asynchronous counters are those counters which **do not operate on simultaneous clocking**. In an asynchronous counter, only the first flip-flop is externally clocked using a clock pulse while the clock input for the successive flip-flops will be the output from a previous flip-flop.

This means that only a single clock pulse is not driving all the flip-flops in the arrangement of the counter.


- Ring Counter
- Modulo-8 counter (counter with 3 flip-flops)
- UP counter and down counter




$$D = Q\bar{T} + T\bar{Q} = T \oplus Q$$

## Counters: Synchronous counter

**Synchronous Counters:** Synchronous counters are those counters which **operate on simultaneous clocking**. All first flip-flops are externally clocked using a clock pulse. Thus, reducing the delay.





Synchronous counter with D-Flip-flops  
 $D = Q\bar{T} + \bar{Q}T = Q \oplus T$



0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1

## Johnson's Counters


CLR	Clk	Q0	Q1	Q2	Q4
0	x	0	0	0	0
1	↑	1	0	0	0
1	↑	1	1	0	0
1	↑	1	1	1	0
1	↑	1	1	1	1
1	↑	0	1	1	1
1	↑	0	0	1	1
1	↑	0	0	0	1
1	↑	0	0	0	0



The  $\bar{Q}$  output of the last stage is feedback to the first stage.

The n-bit counter generates a counting sequence of  $2n$ . Only a single bit has a different value of two.


The n-bit counter generates a counting sequence of  $2^n$ . Only a single bit has a different value of two consecutive codes.




0-1- - - - (9)

## Mod-10 Count86

MSB				LSB
$Q_3$	$Q_2$	$Q_1$	$Q_0$	
1	0	0	1	



## Mod-60 Counter



2 → 3 → 4 → 5 → 6 → 7



## Counters with Parallel load

Initial count can be loaded with clear and preset input.



Alternatively, with some logic gates with the help of 2 input multiplexers.

One input of the MUX is used for normal counting and the other input is for initial value loading. Load=0 for counting and load =1 for initialization.


### Modulo-6 counter with synchronous reset








Mod-60



2 - 5  
010 101



2 - 5  
010 101  
↓ ↓ ↓  
Q1 Q2 Q3

