INDEX

	Topic	ection
	Problem Statement	1.0
	Power to the user (Overvide-interrupt)	1.
	when do exceptions occur	1.2
	some warnings (not critical)	1.3
	How to demonstrate (LONG)	2.0(a)
	How to demonstrate (SHORT)	2.0 Cb)
	Description of IMEM used	2.1
	ERROR DETECTION LOGIC	3.0
	Description of FSM handling errors	3.1
	Furthers of the outbuts of tSM	3.2
	MUSALIGNED/OUT OF RANGE BRANCH	3-3
	SUMMARY	3.4
A.		

(4-STAGE-PRELINENCOUSTOM DESIGN)) 1.0 PROBLEM STATEMENT Handle these 6 types of exceptions: (2) Misaligned Read (3) out of range memory access (4) An invalid instruction is processed (5) A misaligned Branch Address is attempted (6) Attempt to Branch to an Address outside the ronge of the IMEM. 1.1 The exceptions are hondled in 2 ways:on the basis of an input signal OVERRIDE_INTERRUPT * If override - interrupt is set to 0, the execution stops upon incuring 1.0 (1) to (6). All instructions before the incorrect instruction proceed to completion & Vall instructions after the incorrect instruction do not enter the pipeline. Control returns to user * If averide - interrupt is set to 1, the incorrect instruction is not allowed to make any write-changes to the system & the control Oreturns Oto the instruction after the incorrect instruction.

When do exceptions occur? (a) Misaligned Write > Denoted by write error flag going high → (a) Happens when a word is worthen to an address not a multiple of 4. (b) Happens when a half-word is written to an address not a multiple of 2. (b) Misaligned Read > Denoted by readerror flag going high an address not a multiple of4 (6) Happens when a halfword's read to an address not a multiple of 2. (c) out of range memory access > Denoted by out of Bound Access flag going high. En Happens when attempted to read from an address outside the DMEN (b) Happens when attempted to write to an address outside DMEM.

4

 $|\psi\rangle +$

not por

Hr-

3/2/2-2-

JAC ME

Classmate


(d) Invalid Instruction is used > penoted by invalidflag going high - Any instruction not in PV32I Base ISA, ERENCE, ECALL, EBREAK will be considered invalid (Note: - EFENCE, ECALL, EBREAK are considered invalid here as there is no Os) The instruction 32 ho is a no-of Fis considered valid. (e) 4 (f) resoligned Branch out of bound branch > Denoted by branch-fait flag going high. of 4, or i) attempt to brouch to an instriction not in rouge of the IMEM ibself NOTE: An invalid instruction is handled by the is truction - decoder. It drives all control signals to zero for an invalid signal/sistruction Hence, no danage will be sourced on system i.e. no datta will be attered

(NOTE: fa misaligned work/sead is encountered, all write signals (from the corresponding stage of the pipeline) is deriven low. Hence, no data is altered) (NOTE: If an attempt to read/write from an out of bound memory is made, all write signals (from the corresponding) stage of the pipeline is alriven low (NOTE: If a branch-fail is detected, no corte-changes are made to the system & the next notouction will be taken up (if control has to return to the system & not the user.) WARNING: * Before an out of bound memory check is done, the Vtest for misaligned read Verite has to be complete. If an address is out of bounds & is misaligned too, not the misaligned read for write) flag will be driven high, & not the outer bound Access flag.
Outer bound Access flag goes high only if the targetted memory location is aligned, but is out of boundeds of the DMEM * JAL/JALRO jumping to an invalid location will be detected by the (invalid plag that HIGH.

DATE
2.0 (a):- How to demonstrate the system.
(1) USE THE IMEM PROVIDED IN THE ZIP FILE.
I have modified it to contain errors.
(ii) VIO CONSOLE
CIT VIO CONSOLE
ASYNC-OUT => ([reset, monch, overnole_interrupt])
1 bit 1 bit 1 bit
-ASYNC _ IN => (Epcachel (32 bits), x31 (32 bits),
idata (32 bits), invalid (1 bit), readerror
(1 bit), wirkersor (1 bit), outof bound occors (16it),
branch-fail (1 bit)3)
pc-actual =) current program counter
idata = instruction sent to the olecoder
Jother elementsoy ASYNC-OUT-> errorflags
manch => manual (toggle) clock of the CPU.
(ii) Once the vio console is setup, we have
our override _ interrupt as own input. The
errol processing F.S.M. works on the negative
Machaela Mancike a poseoge of our mancike
we see an error flag of we want the execution to stop, make overvide _ nterrupt low before
I I I a a H - class that the vegodice book
this signal low & toggle the clock. The P. C. obesnot increment.
instrument.

00110163 /ADD R3, R1, R2; correct instruction 1 00002203 // LW R4,0(RO); correct instruction 1 02321263 / bue R4, R3; correct instruction Branch not taken as P4=R3] \$ 7FFFA023 // SW to an address not a multiple of 4. conteerrorphy = 1. This flag is set high after the possege for the instruction's 2 nd stage. If OVERRIDE_INTERRIPT pept @0, execution stops, else next instruction taken up, after 2 clock cycles (from point of occurrence). 1) 7FFFA123 //SW to an address outside the DMEM range outer boundaccessflag = 1. This flag is set high after the possely of the instruction's 2 nd stage. If OVERIDE_INTERRUPT pept @0, execution stops, else next instruction taken up, after 2 clock cycles (from point of occurrence) V 00601283 // LH R5, 6 (RO), correct instanction. 00 500303 // LB RG, 5(RO); correct instruction. ~ 004 00383 // LB R7, 4 (RO); correct instruction. 01029293 // SUI 8-bits from R5 to R5; Correct 600831313 // SLLI 4-bits from R6toR6; Grant motor. ~ 00638433 // ADD R8, R7, R6; correct mtr. ~ 00540433 // ADD R8, R8, R8, R5; correct mutor. (x) 00702483 // LW from an address not a multiple of 4. for the instruction's I had stage If OVERRIVE -UNTERPORT Rept@0, execution stops, close next point of occurence) after 2 clock cycles (from the

		DATE
100	849463 // bre fg, R8.	Since the last
	· 1 10. O OI. local M	to Rg, but was
	not executed, since there is the value of R9 to be us	vas a readerror,
	the value of R9 to be us	yed in this
	instruction depends	tue asol
	wantsi	
	(i) If you want to use the	e actual value
	as Colon of Ky Wall	re value of N
	before the previous erroneous could enter the pipeline or	1000 Indicado
	- 1 0 pr Da and that the	errone ous rong
	instruction add t execute	, stay - we
		2-0900 -140
	OVERFIDE - INTERRUPT los after the erroneous load	3 900
	after the erroneous load	instruction compa
	its first stage.	
	ai) I you want to use R9	as O (since
	R9 was attempted to be it	ncorrectly localed
	in the previous instruction.	, using o for R9
	on also be a reasonable che the coverside_interrupt	rice) Reep
	the suphout all stages of t	he Beirous
	misalgned load instruction	9n .
	0	
(NOTE:	Here in simulation, irrespective of (i) or (ii), the bran	ch is taken up.
	classmate	PAGE



ERROR DETECTION & HANDLING 3.0 reademor(a) Theor memory-miss. (2) workerror (b) outof bounda ccess (d) pe (from idex (from decoder. 4) invalid (c) Finite State pestored Machine (p.r. = pipeline register) (vclk) (valiolity. v) pclock (j) pcplump (f) Valoditymux (e) (b) > signal 'g' is not exactly the output of the FSM. The FSM output is further modified to yield this way: - unless otherwise mentioned of retains its ferevious value.



	DATE DATE
	THE STATE OF ESM
300	FUNCTIONS OF THE OUTPUTS OF FSM (VALIDITY.V)
	(VALIDITY.V)
	pclock(j) > (Acts as input to imem - pc-control-origin. U)
1.)	perocky the second of the seco
	If this is set to 1, PC does not increment ine
	Pcislocked. If low, normal operation of Pcis
	sustained (depending on PC Pump)
2.	popump (f) + (acts as input to imem-pc-control-origin of
	FSM output pestored (g) is forced into the
	FSM output pestored (g) is forced into the
Pr.	Pc@ posedge clock. If low (El pclock is 0),
	normal operation of PC is sustained (depending
	PC@ posedge clock. If low (El pclock is 0), normal operation of PC is sustained (depending on Pcfreige -> briefly described in Assign. 4,
	this is nothing new)
3.)	Validity mux (e) > acts as input to idatamy x1.0)
	He face for 10 for no-of instruction is sent in to
	the decoder to process. If low, output of idatamux. v is sent to the decoder. Idatamux. v jollows prom assign 4.
	Is sent to the decoder. Idatamiex. I follows
	from assign 4.
/1	$(2^{\circ})_{\alpha} = 2^{\circ}(\alpha)$
	Write - (acts as input to readwrite Control onux. a)
	being aught/write out of range error being cought, while
	deing aught/write out of range error being aught while
	the Jerron-creating instruction is in Tit's 2 nd
	stage. The readwrite controlmux. U upon detecting the
	white signal to be high disables all write -enable
	signals propagating from the 2nd stage of Pipeline.

	DATE
*	read (acts as input to readwrite controlmux. v) If set to 1, indicates a readwroor being Caught (it might be readalignment or read out of range every while the error - creating instruction is in its 2nd stage. The readwrite controlmux upon detecting (a high read signal, disables DMFM reads & register write enable propagating from the 2nd stage of the pipeline (3) it's actually readcontrolmux.
*	pestored > (Acts as input to imem - pe-control-origin. 1) the Stored to return adoless of the instruction, in case of an invalid instruction being defected (i.e. invalid = 1)
	read, out of Boundaccess), the return address need not) be stored in postored as the Polock control signal stops Po from incrementing if hence. a same logic could have been applied to the invalid error, but that's how it is implemented)
	classmate

PAGE

3.4	Summary.
(a)	To get an ioleg of how-the F.S.M. handles errors, blook at the attached simulation waveform from 10 hs to 50 hs (invalid flag), 210 ns to 250 ns (write error flag), 250 ns to 290 ns (ortof boundaccess error), 430 ns to 470 ns (as readerror
·	plag), together with the explanation given in section 3.0,3.1,3.2. (In simulation, overviole set to 1)
	The remaining design of the pipeline follows from the assignment 4 submission. (4-staged pipeline used)
•	(4-staged pipeline used)
(b)	The user has power of wanting to return the control to thomselves or to the next mstruction through OVERRIDE_INTERRUPT
(c)	The user has power of wanting to return the control to themselves or to the next Instruction through OVERRIDE_INTERRUPT (as obscribed M 1.1) If an instruction attempting to write to a register fails of that every register is a source register for the next
(c)	The user has power of wanting to return the control to thomselves or to the next instruction through OVERRIDE_INTERRUPT (as alescribed M 1.1) If an instruction attempting to write to a

DATE [