



Computer Technology

Report for Lab 3



Student: Helena TEVAR HERNANDEZ

Student ID: ht222fd@student.lnu.se

Student: Jiahui LE

Student ID: jl224bn@student.lnu.se

Semester: HT2018

Area: Computer Technology

Course code: 1DV607

Contents

1	Task 1	1
1.1	Diagram	1
1.2	Code	2
2	Task 2	4
2.1	Diagram	4
2.2	Code	5
3	Task 3	8
3.1	Diagram	9
3.2	Code	11
4	Task 4	15
4.1	Diagram	16
4.2	Code	20

1 Task 1

Switch A LED With the Interrupt

1.1 Diagram




Figure 1: Task 1 diagram

1.2 Code

Listing 1: Task 1 code.

[illegible]

[illegible]

2 Task 2

Switch – Ring counter / Johnson counter, with interrupt

2.1 Diagram




Figure 2: Task 2 diagram

2.2 Code

Listing 2: Task 2 code.

[illegible]


```

    rjmp ring

fixLedsOff:
    ldi leds, 0xFE
    rjmp ring

;<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
;JOHNSON COUNTER
;Fixed without asr
;<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
johnson_on:
    cpi decider,0x00
    breq reset_ring

    cpi leds, 0x00
    breq johnson_off

    out PORTB, leds
    lsl leds
    rcall delay
    rjmp johnson_on

johnson_off:
    cpi decider,0x00
    breq reset_ring

    out PORTB, leds
    cpi leds, 0xFF
    breq johnson_on
    com leds
    lsr leds
    com leds
    rcall delay
    rjmp johnson_off

;<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
; Generated by delay loop calculator
; at http://www.bretmulvey.com/avrdelay.html
;
; Delay 500 000 cycles
; 500ms at 1 MHz
;<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
delay:
    ldi r18, 3
    ldi r19, 138
    ldi r21, 86
L1: dec r21
    brne L1
    dec r19
    brne L1
    dec r18

```


3.1 Diagram




Figure 3: Task 3 Part 1 diagram





Figure 4: Task 3 Part 2 diagram

3.2 Code

Listing 3: Task 3 code.

[illegible]

[illegible]


```

; Main Right loop
; Onleds loaded with the code for the static leds
; Counter loaded with first led to shift to the Right
; loopLeft:
; Compare flags state for possible changes
; Move to leds the onleds value and add the value of counter
; Complement leds and output in PORTB
; Shift the counter to the Right and loop until it reaches 0x00
; When counter is 0x00, reset counter in loopright
; Loop until flags state changes

```

MainRight:

```
ldi onleds, 0b1100_0000
```

loadCounter:

```
ldi counter, 0b0000_1000
```

loopright:

```
cpi RFlag, 0x00
```

breq Main

```
cpi LFlag, 0xFF
```

breq MainLeft

```
mov leds, onleds
```

add leds, counter

com leds

out PORTB, leds

rcall **delay**

lsr counter

```
cpi counter, 0x00
```

```
breq loadCounter
```

```
    rjmp loopright
```

; Generated by **delay loop** calculator

; at <http://www.bretmulvey.com/avrdelay.html>

;

```
; Delay 500 000 cycles
```

; 500ms **at** 1 MHz

delay:

```
ldi r18, 3
```

```
ldi r19, 138
```



```
    ldi r20, 86
L1: dec r20
    brne L1
    dec r19
    brne L1
    dec r18
    brne L1
    rjmp PC+1
ret
```

4 Task 4

Rear lights on a car, with light for brakes

4.1 Diagram




Figure 5: Task 4 Part 1 diagram




Figure 6: Task 4 Part 2 diagram




Figure 7: Task 4 Part 3 diagram




Figure 8: Task 4 Part 4 diagram

4.2 Code

Listing 4: Task 4 code.

[illegible]

[illegible]MainLeftCounter: ldi counter, 0b0001₀000

```
mov leds, onleds add leds, counter com leds out PORTB, leds rcall delay
```

[illegible]

```
BrakeLeftLoop: cpi brake, 0x00 breq MainLeft cpi RFlag, 0xFF breq MainRight cpi
LFlag, 0x00 breq Main
```

```
lsl counter cpi counter, 0x00 breq BrakeLeftCounter rjmp BrakeLeftLoop
```

MainRight: ldi onleds, 0b1100₀000

```
MainRightLoop: cpi brake, 0xFF breq BrakeRight cpi RFlag, 0x00 breq Main cpi LFlag,
0xFF breq MainLeft
```

```
lsl counter cpi counter, 0x00 breq MainRightCounter rjmp MainRightLoop
```

21

