# TESTBENCH GENERATOR with Python

Lenin Silva Gutiérrez Jesús Enriquez Gaytán Eduardo Hernández Polo

# Purpose

Perform a python script to auto-generate a Testbench for a Verilog design. Said testbench should be ready to test the given module in EDA Playground without modifying anything.

# Project brief

The project consists of a python script to generate a Testbench from a .sv file. Additionally, it can be simulated in the EDAPlayground web for mere verification.

The script begins by opening and acquiring the top module name from the .sv file. It can detect both defined parameters and input, output, and in-out signals with their own name and vector size.

In the terminal, you can interact with the script by introducing the iterator to generate as much stimulus as you want. Also, you can choose up to three different stimulus options for each input to test, listed down below:

- 1. Random number.
- 2. Ascending counter.
- 3. Descending counter.

Once the process finishes, in the folder where the .sv file resides, a new file will be created with the Testbench template.

#### Issue list

The classification of the different structures in .sv file, for example:

- a. Parameter.
- b. Input, output, inout.

- c. Clk and rst to discriminate if the design is sequential or combinatory.
- d. The generator of the batch test.

# **Design Documentation**

The proposed design for the testbench generator script is shown in Fig 1. This script opens a .sv file and extracts all the information needed using regular expressions, e.g., Module name, parameters, inputs, outputs, in-outs with both name and vector size. Also initialize and generate 'clk' and 'rst' signals if detected on the design file.

Once the extraction is done and all the information is stored for further processing, the script asks the user to type in an 'Iterator' value to generate a stimulus for input simulation. Furthermore, let the user choose among three stimulus options for each input, i.e, random values, up-counter and down-counter.




Fig 1. Approach to Testbench Generator.

Right after that, the script gives Testbench format to all inputs/outputs/in-outs, reg or wire, depending the case. Then, initializes all variables used in the design file in zero ('clk' in zero and 'rst' in one, if detected) and generates the 'clk' signal. In addition, generates all stimulus needed to simulate inputs based on previous user-defined values.

Finally, the script creates and opens a new .sv file named with the design file name plus "\_tb" and writes down a general Testbench template with all the variables and stimulus included within.

## Regex usage

The information extraction was done using regular expressions and groups. Three regex were defined to identify the module name, the parameters and the signals of the module provided. Also, another regex was added to detect comments in the Verilog file and ignore them.

The following regex was used to detect comments:

```
r' \lor \lor [ \land n] * | \lor \lor * ((?! \lor ))) * \lor * \lor '
```

Fig 2 shows the working example of the regex detecting multiple line and single line comments. It is important to note that for this regex to work, the re.DOTALL flag must be included in Python so that the dot matches every character, including newlines.

Fig 2. Comments regex detecting single and multiple line comments

To detect the module's name, the following regex was used:

```
module\s+([\_a-zA-Z]\w^*)
```

Fig 3 shows how the regex matches the module name and assigns it as group 1 in the regex.




Fig 3. Regex for the module name demonstration.

The following regex was used to detect the parameters defined in the module

```
((parameter)\s+(\w*)\s*=\s*((\d+\'(b|h|d))?\w+))
```

Fig 4 shows the regex working. From that image, it is seen that each parameter becomes a full match, which has six groups inside, which are defined as follows:

- 1st group → Full match
- 2nd group  $\rightarrow$  word *parameter*
- 3rd group  $\rightarrow$  name of the parameter
- 4th group → bit size of the parameter

The other groups are not relevant for identification purposes.




Fig 4. Demonstration of parameters' regex.

Finally, the last regex was to detect inputs, outputs and inouts in the module, whether they are defined in the module declaration or between the code.

```
\label{logic} \begin{tabular}{l} (input|output|inout)(\s+(reg|logic))?(\s*\[[^\]]+\]\s*|\s+)((?!input|output|inout|reg|logic)[\_a-zA-Z]\w*(,\s*(?!input|output|inout|reg|logic)[\_a-zA-Z]\w*)*) \end{tabular}
```

Since this regex is the most complex and largest, it will be broken down into its different components. First, the working example is shown in Fig. 5




Fig. 5 Input, output and in-out regex working example.

From this image, it is seen that there are around six groups detected with the regex. Each group will be broken down.

#### 1st group

The first capturing group is in charge of detecting the words *input*, *output* or *inout*, with the regex (input|output|inout)

## 2nd and 3rd groups

The second group finds the words reg or logic with the regex (\s+(reg|logic))? It includes the ? modifier to specify that this group can exist zero or one time. It also includes at least one white space before the words. The third capturing group is included inside the second, so it identifies only the words, without whitespaces.

## 4th group

The fourth group finds the bus size of the variables with the regex (\s\*\[[^\]]+\]\s\*|\s+). It detects either anything enclosed in square brackets or at least one whitespace, meaning that this group has the bus width or a whitespace if the variable is just one bit long.

## 5th group

This group is the one in charge of identifying the variables names. The regex is the following:

((?!input|output|inout|reg|logic)[ a-zA-Z]\w\*(,\s\*(?!input|output|inout|reg|logic)[ a-zA-Z]\w\*)\*)

This regex identifies variable names with the regex [\_a-zA-Z]\w\*, so that every variable starting with a letter or underscore, followed by any alphanumeric character is accepted. However, it needs to detect whether the word is reserved (like input or output), so that it does not classify it as another variable. That is why it includes a negative lookahead regex (?!input|output|inout|reg|logic) in charge of checking that the variable found is not an input, output, inout, reg or logic word. Finally, to detect multiple variables separated by comma, a sixth group inside this group is added, with a comma followed by whitespaces and the same regex to detect variable names, with negative lookahead included.

So, with all these groups, it was possible to detect all the inputs, outputs and inouts with the function **re.findall()**, which returned a list of tuples, where each tuple contained every capturing group with its corresponding match. With that list of tuples, it was possible to iterate over it, check each group, separate all the variables in that tuple with a **split(",")**, and add them to the corresponding input, output or inout dictionary.

### **Demonstration**

In order to demonstrate how the Testbench generator works, we show the complete Testbench file generation using a specific Verilog file (.sv).

#### --Code version 1--

```
`timescale 1ns/1ps
                                                                                       module gray_ctr_tb;
                                                                                            parameter WIDTH=4;
        // Code your design here
module gray_ctr
#(parameter WIDTH=4)
  (input clk,
    input rst,
    output [WIDTH-1:0] q);
                                                                                            //Creación de regs y wires
                                                                                             reg clk;
                                                                                            reg rst;
                                                                                            wire [WIDTH-1:0] q;
           reg [WIDTH-1:0] counter;
           always @ (posedge clk) begin
  if (rst) begin
  counter <= 0;</pre>
                                                                                             //Instanciar el top
                                                                                            gray_ctr UUT(.*);
          counter <= counter + 1;
end
end
                                                                                       initial
a)
                                                                             b)
                                                                                             $dumpfile("gray_ctr_tb.vcd");
                                                                                             $dumpvars (1, gray_ctr_tb);
          always| begin for (int i=1; i < WIDTH; i = i + 1) begin q[i-1] = counter[i] \land counter[i-1]; end
                                                                                            c1k = 0;
          q[WIDTH-1] = counter[WIDTH-1];
end
                                                                                            rst = 1;
                                                                                             # 3
                                                                                             rst = 0;
        endmodule
                                                                                             $finish;
                                                                                           end
                                                                                        always forever #1 clk = ~clk;
```




Table 1. a) Verilog main module. b) Testbench generated. c) EP waveform on EDA Playground.

#### --Code version 2--

This time around, we demonstrate the new version with another example, adding some of the changes we made.

```
1 // Create Date: 11/11/2020, 10:57:57
                                                                                         2 // Project Name: register_file
        // Code your design here
                                                                                         4 'timescale 1ns/1ps
        module register_file (
                   input logic
                                                                                         6 module register_file_tb;
                   input logic
                                               clk,
                                                                                                 //Creación de regs y wires
                                       [4:0] rs_addr,
                   input logic
                                                                                                 reg rst;
reg clk;
reg [4:0] rs_addr;
reg [4:0] rt_addr;
reg [4:0] rd_addr;
reg [31:0] rd_w_data;
                   input logic
                                       [4:0] rt_addr,
                                                                                       10 reg
11 reg
12 reg
13 reg
14 reg
15 wire
16 wire
17 wire
18
19 //II
20 reg
21
21 initial
22 sdur
25 sdur
26
27 rst
28 clk
29 rs
28
29 rt
30 rt
31 rd
32 rd
33 #3
34 rst
35 for
36
37
38
39
                   input logic
                                       [4:0] rd_addr
                   input logic [31:0] rd_w_data,
                   input logic
                                              reg_write,
                   output logic [31:0] rs_data,
output logic [31:0] rt_data
                                                                                                 wire [31:0] rs_data;
wire [31:0] rt_data;
           logic [31:0] reg_mem [0:31];
                                                                                                 //Instanciar el top
register_file UUT(.*);
              integer i;
             always_ff @(posedge clk or posedge rst)
                                                                                              Sdumpfile("register_file_tb.vcd");
$dumpvars (1, register_file_tb);
                   begin
a)
                        if(rst)
                                                                               b)
                        for(i = 0; i <= 31; i = i+1)
reg_mem[i] <= 0;
else if(reg_write & rd_addr != 0)
                                                                                                 rst = 1;

clk = 0;

rs_addr = 0;

rt_addr = 0;

rd_addr = 0;
                              reg_mem[rd_addr] <= rd_w_data;
                   end
                                                                                                 rd_w_data = 0;
              always_ff @(posedge clk)
                                                                                                 for(integer i = 0; i < 10; i++) begin
                begin
                                                                                                      #2
                                                                                                      rs_addr = $urandom(90732);
rt_addr = i;
rd_addr = 9-i;
                   rs_data <= reg_mem[rs_addr];
                   rt_data <= reg_mem[rt_addr];
                                                                                                      rd_w_data = $urandom(451);
                                                                                        40
41
42
                                                                                                 end
           assign rs_data = reg_mem[rs_addr];
assign rt_data = reg_mem[rt_addr];
                                                                                                 #4
$finish;
                                                                                        43
44
                                                                                                end
        endmodule
                                                                                             always forever #0.5 clk = \sim clk;
                                                                                        45
46
                                                                                            endmodule
 Welcome to the testbench generator!
 For input [4:0] rs_addr, what do you want to do?
1 -> Random signal generation
 2 -> Ascending counter
 3 -> Descending counter
Option: 1
For input [4:0] rt_addr, what do you want to do?
1 -> Random signal generation
2 -> Ascending counter
 3 -> Descending counter
Option: 2
 For input [4:0] rd_addr, what do you want to do? 1 -> Random signal generation
 2 -> Ascending counter
 3 -> Descending counter
 For input [31:0] rd_w_data, what do you want to do?
 For input [31:0] rd_w_data, what do you want to do?
1 -> Random signal generation
2 -> Ascending counter
 3 -> Descending counter
 Option: 1
 Done
```

c)

Table2. a) Verilog main module. b) Testbench generated. c) Terminal prompt generated without flags.

```
1 // Create Date: 11/11/2020, 11:01:33
                                                                                     2 // Project Name: register_file
        // Code your design here
                                                                                        'timescale 1ns/1ps
       module register_file (
input logic
                                            rst,
                                                                                    6 module register_file_tb;
                  input logic
                                             clk,
                                     [4:0] rs_addr,
[4:0] rt_addr,
                  input logic
input logic
                                                                                             //Creación de regs y wires
                                                                                             reg rst;
                   input logic
                                     [4:0] rd_addr,
                  input logic [31:0] rd_w_data,
input logic reg_write,
                                                                                    10
                                                                                             reg clk;
                                                                                             reg [4:0] rs_addr;
                                                                                    11
                                            reg_write,
                                                                                            reg [4:0] rt_addr;
reg [4:0] rd_addr;
                                                                                    12
                  output logic [31:0] rs_data,
                                                                                    13
14
                  output logic [31:0] rt_data
                                                                                             reg [31:0] rd_w_data;
                                                                                    15
                                                                                    16
17
18
                                                                                             wire [31:0] rs_data;
          logic [31:0] reg_mem [0:31];
                                                                                             wire [31:0] rt_data;
             integer i:
                                                                                            //Instanciar el top
register_file UUT(.*);
                                                                                    19
                                                                                    20
21
22
23
24
25
             always_ff @(posedge clk or posedge rst)
                  begin
                                                                                        initial
                       for(i = 0; i <= 31; i = i+1)

reg_mem[i] <= 0;

else if(reg_write & rd_addr != 0)

reg_mem[rd_addr] <= rd_w_data;
                                                                                             $dumpfile("register_file_tb.vcd");
a)
                                                                           b)
                                                                                             $dumpvars (1, register_file_tb);
                                                                                    26
27
28
                                                                                             rst = 1;
clk = 0;
                  end
                                                                                             rs_addr = 0;
rt_addr = 0;
                                                                                    30
31
32
                                                                                             rd_addr = 0;
             always_ff @(posedge clk)
                                                                                             rd_w_data = 0;
               begin
  rs_data <= reg_mem[rs_addr];</pre>
                                                                                    33
34
35
                                                                                             #3
                                                                                             rst = 0;
                  rt_data <= reg_mem[rt_addr];
                                                                                             for(integer i = 0; i < 32; i++) begin
               end
                                                                                    36
                                                                                                  #2
                                                                                    37
38
                                                                                                  rs_addr = $urandom(16594);
          assign rs_data = reg_mem[rs_addr];
assign rt_data = reg_mem[rt_addr];
                                                                                                  rt_addr = $urandom(70236);
rd_addr = $urandom(70129);
                                                                                    39
                                                                                    40
41
                                                                                                  rd_w_data = $urandom(45014);
        endmodule
                                                                                             end
                                                                                    42
                                                                                            Sfinish;
                                                                                    43
                                                                                    44
                                                                                            end
                                                                                    45
                                                                                         always forever #0.5 clk = ~clk;
                                                                                    46
                                                                                       endmodule
                                                                                    47
```

 $PS C:\Users\vsiwr\Documents\Proyectos\Pre-Silicio\top-tb-generator> \ \ python \ .\Python\main.py \ .\Tests\rf.sv \ -rf \ Welcome to the testbench generator!$ 

Input loop for iterations (default 10): 32
Done

c)

Table3. a) Verilog main module. b) Testbench generated. c) Terminal prompt generated with "-rf" flags, all stimuli are random, and the number of iterations is 32..

```
// Create Date: 11/11/2020, 11:10:26
// Project Name: register_file
        module register file #(
           parameter ADDR = 5,
parameter BUS_W = 32
                                                                                            'timescale 100ns/1ps
                                                                                            module register_file_tb;
                   input
                                      reset.
                   input reset,
input reloj,
input [ADDR-1:0] rs_addr,
input [ADDR-1:0] rt_addr,
input [BUS_W - 1:0] rd_w_data,
                                                                                                  parameter ADDR = 5;
parameter BUS_W = 32;
                                                                                                   //Creación de regs y wires
                                                                                                         reset;
reloj;
                                                                                                   reg
                                                                                                   reg
                                                                                                  reg [ADDR-1:0] rs_addr;
reg [ADDR-1:0] rt_addr;
reg [ADDR-1:0] rd_addr;
reg [BUS_W - 1:0] rd_w_data;
                   input reg_write,
output [BUS_W - 1:0] rs_data,
output [BUS_W - 1:0] rt_data
                                                                                                  wire [BUS_W - 1:0] rs_data;
wire [BUS_W - 1:0] rt_data;
           logic [31:0] reg_mem [0:31];
              integer i;
                                                                                                   //Instanciar el top
              always_ff @(posedge reloj or posedge reset)
                                                                                                   register_file UUT(.*);
                   begin
                                                                                            initial
                        for(i = 0; i <= 31; i = i+1)

reg_mem[i] <= 0;

else if(reg_write & rd_addr != 0)

reg_mem[rd_addr] <= rd_w_data;
a)
                                                                                   b)
                                                                                                begin
                                                                                                   $dumpfile("register_file_tb.vcd");
$dumpvars (1, register_file_tb);
                                                                                                  reloj = 0;
rs_addr = 0;
rt_addr = 0;
rd_addr = 0;
                   end
              always_ff @(posedge clk)
begin
    rs_data <= reg_mem[rs_addr];</pre>
                                                                                                   rd_w_data = 0;
                                                                                                   reset = 1:
                   rt_data <= reg_mem[rt_addr];
                                                                                                   for (integer i = 0; i < 32; i++) begin
                end
                                                                                                         #2
                                                                                                        rs_addr = $urandom(14911);
rt_addr = $urandom(30397);
rd_addr = $urandom(81269);
rd_w_data = 31-i;
           assign rs_data = reg_mem[rs_addr];
assign rt_data = reg_mem[rt_addr];
        endmodule
                                                                                                   end
                                                                                                   Sfinish;
                                                                                                 end
                                                                                            always forever \#0.5 reloj = \simreloj; endmodule
PS C:\Users\vsiwr\Documents\Proyectos\Pre-Silicio\top-tb-generator> python .\Python\main.py .\Tests\rf.sv -fcst
Welcome to the testbench generator!
Define new name of your clock: reloj
Define the new name of your reset: reset
Is it active high? [y/n]: n
For input [ADDR-1:0] rs_addr, what do you want to do?
1 -> Random signal generation
2 -> Ascending counter
 3 -> Descending counter
Option: 1
For input [ADDR-1:0] rt_addr, what do you want to do?
1 -> Random signal generation
2 -> Ascending counter
 3 -> Descending counter
Option: 1
For input [ADDR-1:0] rd_addr, what do you want to do?
1 -> Random signal generation
2 -> Ascending counter
 3 -> Descending counter
Option: 1
For input [BUS_W - 1:0] rd_w_data, what do you want to do?
1 -> Random signal generation
2 -> Ascending counter
 3 -> Descending counter
Option: 3
Input loop for iterations (default 10): 32
Set time unit and time precision for timescale: 100ns/1ps
```

c)

Table4. a) Verilog main module with parameters. b) Testbench generated include parameters. c) Terminal prompt generated with "-fcst" flags. The user defines the name of both clock and reset (active low) signals, the number of iterations is 32, and sets a user-defined timescale.

In the next picture, the help menu is shown. The user can access this menu by typing the argument --help.

```
PS C:\Users\vsiwr\Documents\Proyectos\Pre-Silicio\top-tb-generator> python .\Python\main.py --help

python3 main.py [OPTIONS] [FILENAME]

Options:

-r --> All variables are assigned a random number $urandom() in every iteration
-a --> Variables are assigned a number that increases by 1 with each iteration
-d --> Variables are assigned a number that starts at the for loop limit and decreases by 1 every iteration
-t --> Override default timescale of 1ns/1ps
-s --> Override default reset name (rst) and active high
-c --> Override default clock name (clk)
-f --> Override default number of iterations (10)

With no option, the user will be prompted to select the value to assign for each variable, the loop iterations will be set to 10, the clock signal is expected to be named "clk" and the reset signal is expected to be "rst" and active high, and the timescale is set to 1ns/1ps.
```

Fig. 6 Help menu in the terminal.

## Code

#### -- Code Version 1--

The first approach to create the Testbench template.

## displayMenu.py

```
# Function to generate stimulus based on User-defined iterator, by default generates up to 10 stimulus def selectForIterations():

forIt = input("\nInput loop for iterations (default 10): ")

return int(forIt) if forIt.isnumeric() else 10

# Function to display a menu to the user and select what kind of stimulus wants to generate def displayMenu(varTuple):

print("\nFor input %s %s, what do you want to do?" %

(varTuple[1], varTuple[0]))

print("1 -> Random signal generation\n2 -> Up-counting\n3 -> Descending counter")

opt = input("Option: ")

while opt != "1" and opt != "2" and opt != "3":

print("Invalid option!\n")

print("1 -> Random signal generation\n2 -> Up-counting\n3 -> Descending counter")

opt = input("Option: ")

if opt == "1":

return "random"
```

```
elif opt == "2":
return "up"
else:
return "down"
```

## strFuncs.py

```
def generateInputTb(input_dicc, inout_dicc):
  for i in input_dicc.values():
     s += "\treg %s %s;\n" % (i[1], i[0])
  for i in inout_dicc.values():
     s += "\treg %s %s;\n" % (i[1], i[0])
  return s
def generateOutputTb(output_dicc):
  for o in output_dicc.values():
     s += "\twire %s %s;\n" % (o[1], o[0])
  return s
def generateMainSequence(input_dicc, forIt):
  exists = False
  s = \text{''} \text{thror(integer } i = 0; i < \text{%d}; i++) \text{ begin} \text{'n} \text{tht} = \text{''} \text{ for It}
  for varTuple in input_dicc.values():
     if varTuple[0] != 'clk' and varTuple[0] != 'rst':
        exists = True
        if varTuple[3] == 'random':
           s += f'' \setminus t \{ varTuple[0] \} = \urandom();"
        elif varTuple[3] == 'up':
           s += f'' \setminus t \{ varTuple[0] \} = i;''
        elif varTuple[3] == "down":
           s += f'' \setminus h \setminus t \setminus t \{varTuple[0]\} = \{forIt-1\} - i;"
  s += "\n\t\
  return s if exists else ""
```

```
def variableInit(input dicc):
  s = ""
  for varTuple in input dicc.values():
    if varTuple[0] != 'clk' and varTuple[0] != 'rst':
       s += f'' \setminus n \setminus t \{varTuple[0]\} = 0;
  return s
def getTBString(moduleName, paramsStr, regStr, wireStr, hasClk, hasRst, varInit, mainSequence):
  rstInit = """rst = 1;
  return f"""
module {moduleName}_tb;
{paramsStr}
  //Creación de regs y wires
{regStr}
{wireStr}
  //Instanciar el top
  {moduleName} UUT(.*);
initial
  $dumpfile("{moduleName} tb.vcd");
```

```
Sdumpvars (1, {moduleName}_tb);

{varInit}

{"clk = 0;" if hasClk else ""}

{rstInit if hasRst else ""}

{mainSequence}

#4

$finish;

end

{"always forever #1 clk = ~clk;" if hasClk else ""}

endmodule

"""
```

## main.py

```
import sys
import re
from strFunes import *
from displayMenu import *

# Global regex and variables
re_module_name = r'module\s+([_a-zA-Z]\w*)'

Ist group --> input|ouput|inout
3rd group --> bus size
5th group --> variables separated by coma

re_inout =
r'(input|output|inout)(\s+(reg|logic))?(\s*\[[^\]]+\]\s*\\s+)((?!input|output|inout|reg|logic)[_a-zA-Z]\w*(\\s*(?!input|output|inout|reg|logic)[_a-zA-Z]\w*(\\s*(?!input|output|inout|reg|logic)]

""

Ist group --> param_name
2nd group --> param_size
""
```

```
re\_parameters = r'((parameter)\s+(\w*)\s*\=\s*((\d+\'(b|h|d))?\w+))' \#
key --> variable name
var_struct --> (name, size, type, funcType)
input_dicc = {}
output_dicc = \{\}
inout_dicc = {}
if __name__ == "__main__":
  if len(sys.argv) < 2:
    print("Missing input arguments!")
    sys.exit(0)
  filename = sys.argv[1]
  f = open(filename, 'r')
  text = f.read() # Read it as a string
  f.close() # Close the file
  print("Welcome to the testbench generator!")
  moduleName = re.findall(re_module_name, text)[0]
  params_list = re.findall(re_parameters, text)
  inout_list = re.findall(re_inout, text)
```

```
paramsStr = ""
for par in params_list:
  paramsStr += "\n\t" + par[0] + ";"
hasClk = False
hasRst = False
for m in inout list:
  Groups in the regex match
  1st group --> input|ouput|inout
  3rd group --> logic | reg
  4th group --> bus size
  5th group --> variables separated by coma
  var_struct --> (name, size, type, funcType)
  varList = m[4].split(",") # Get variables list
  for var in varList: # Iterate over the variables list
     varTuple = [var.strip(), m[3].strip(), m[2], "]
     if not hasClk:
       hasClk = varTuple[0] == 'clk'
     if not hasRst:
       hasRst = varTuple[0] == 'rst'
     if(m[0] == "input"):
       if varTuple[0] != 'clk' and varTuple[0] != 'rst':
          varTuple[3] = displayMenu(varTuple)
       input_dicc[varTuple[0]] = varTuple
     elif(m[0] == "output"):
       output_dicc[varTuple[0]] = varTuple
       inout_dicc[varTuple[0]] = varTuple
forIt = selectForIterations()
```

#### --Code Version 2--

Addition of new modules to improve user interaction with the script. Some changes were made to the code for layout improvements and codeline reduction.

- displayMenu.py
  - $\circ$  timescale()  $\rightarrow$  allows the user to define the timescale and override the default (1ns/1ps).
  - getClk() → lets the user select the clock signal name and override the default (clk).
  - getRst() → prompts the user to select the reset signal name and if it's active high or active low (default is "rst" and active high).
  - o printHelp()  $\rightarrow$  display a menu for fast testbench set up.
- strFuncs.py
  - o generateMainSequence() → random seed generation for \$urandom() stimulus.
- main.py
  - Remove comments from the file with a new regex parameter.
  - Get the current time to display it on the testbench's information header as a comment.
  - Read the command line arguments proposed for the user to simplify the generator of the testbench. It allows the following flags:

- $\blacksquare$  -r  $\rightarrow$  sets all signals stimulus as random
- a → sets all signals stimulus with an ascending counter inside the for loop
- d → sets all signals stimulus with a descending counter inside the for loop
- lacktriangleup -t  $\rightarrow$  indicates that the user wants to override the default timescale
- -c → indicates that the user wants to override the default clock name
   (clk)
- s → indicates that the user wants to override the default reset name
   (rst) and active high
- -f  $\rightarrow$  indicates that the user wants to override the default number of iterations (10)
- --help → prints a simple manual with the options and their descriptions
   and stops execution without building the testbench

## displayMenu.py

```
# Function to set a timescale
def timescale():
    ts = input("\nSet time unit and time precision for timescale: ")
    return ts

# Function to ask user for a desirable clk signal
def getClk():
    clk = input("\nDefine new name of your clock: ")
    return clk

# Function to ask user for a desirable rst signal
def getRst():
    rstName = input("\nDefine the new name of your reset: ")
    active = input("\nTs it active high? [y/n]: ").lower()
    while active != 'y' and active != 'n':
        print("Invalid option!\n")
        active = input("\nTs it active high? [y/n]: ").lower()
    return (rstName, active == "y")
```

```
default generates up to 10 stimulus
def selectForIterations():
def displayMenu(varTuple):
          (varTuple[1], varTuple[0]))
Descending counter")
    opt = input("Option: ")
    while opt != "1" and opt != "2" and opt != "3":
print("1 -> Random signal generation\n2 -> Ascending counter\n3 ->
Descending counter")
        opt = input("Option: ")
    if opt == "1":
    elif opt == "2":
def printHelp():
   python3 main.py [OPTIONS] [FILENAME]
every iteration
each iteration
```

```
-d --> Variables are assigned a number that starts at the for loop
limit and decreases by 1 every iteration
    -t --> Override default timescale of lns/lps
    -s --> Override default reset name (rst) and active high
    -c --> Override default clock name (clk)
    -f --> Override default number of iterations (10)

With no option, the user will be prompted to select the value to
assign for each variable, the loop iterations
    will be set to 10, the clock signal is expected to be named "clk"
and the reset signal is expected to be "rst"
    and active high, and the timescale is set to lns/lps.

""")
return
```

## strFuncs.py

```
from random import randint
# var_struct --> (name, size, type, funcType)
# Function to generate all (regs) inputs and/or inouts within the
testbench

def generateInputTb(input_dicc, inout_dicc):
    s = ""
    for i in input_dicc.values():
        s += "\treg %s %s;\n" % (i[1], i[0])
    for i in inout_dicc.values():
        s += "\treg %s %s;\n" % (i[1], i[0])
    return s
# Function to generate all (wires) outputs within the testbench
def generateOutputTb(output_dicc):
    s = ""
    for o in output_dicc.values():
        s += "\twire %s %s;\n" % (o[1], o[0])
    return s
```

```
def generateMainSequence(input dicc, forIt, clk, rst):
    exists = False
    for varTuple in input dicc.values():
        if varTuple[0] != clk and varTuple[0] != rst[0]:
            exists = True
            if varTuple[3] == 'random':
            elif varTuple[3] == 'up':
                 s += f'' \setminus n \setminus t \{ varTuple[0] \} = i;"
            elif varTuple[3] == "down":
                 s += f'' \setminus t \{ varTuple[0] \} = \{ forIt-1 \} -i;''
    s += "\n\tend"
    return s if exists else ""
def variableInit(input dicc, clk, rst):
    for varTuple in input dicc.values():
        s += f"\n\t{varTuple[0]}"
        if(varTuple[0] == rst[0]):
            s += " = 1;" if rst[1] else " = 0;"
def getTBString(date time, moduleName, paramsStr, regStr, wireStr,
hasClk, hasRst, varInit, mainSequence, scale, clk, rst):
    off = "0" if rst[1] else "1"
    rstOff = f"#3\n\t{rst[0]} = {off};"
// Project Name: {moduleName}
module {moduleName} tb;
{paramsStr}
regStr}
```

```
{wireStr}
    //Instanciar el top
    {moduleName} UUT(.*);

initial
    begin
    $dumpfile("{moduleName}_tb.vcd");
    $dumpvars (1, {moduleName}_tb);

{varInit}
    {rstOff if hasRst else ""}

{mainSequence}
    #4
    $finish;
    end

{f"always forever #0.5 {clk} = ~{clk};" if hasClk else ""}
endmodule
    """
```

## main.py

```
import sys
import re
from strFuncs import *
from displayMenu import *
from datetime import datetime

# Get the current time
current_time = datetime.now()
date_time = current_time.strftime("%m/%d/%Y, %H:%M:%S")

# Global regex and variables
re_com = r'\/\/[^\n]*|\/\*((?!\*\/).)*\*\/'

re_module_name = r'module\s+([_a-zA-Z]\w*)'

...
lst group --> input|ouput|inout
3rd group --> logic | reg
4th group --> bus size
5th group --> variables separated by coma
...
```

```
re inout
r'(input|output|inout)(\s+(reg|logic))?(\s*\[[^\]]+\]\s*|\s+)((?!input|
output|inout|reg|logic)[ a-zA-Z]\w*(,\s*(?!input|output|inout|reg|logic
)[ a-zA-Z]\w*)*)'
1 1 1
1st group --> param_name
2nd group --> param_size
1 1 1
re parameters = r'((parameter)\s+(\w*)\s*\=\s*((\d+\'(b|h|d))?\w+))'
111
key --> variable name
var struct --> (name, size, type, funcType)
input dicc = {}
output dicc = {}
inout dicc = {}
if name == " main ":
    fOverride = False
    scaleOverride = False
    clkOverride = False
    rstOverride = False
    forOverride = False
    if len(sys.argv) <= 1:</pre>
       sys.exit(0)
    elif len(sys.argv) == 2:
        if sys.argv[1] == "--help":
           printHelp()
            sys.exit(0)
        inputFile = sys.argv[1]
```

```
else:
    for i in range(1, len(sys.argv)):
        if sys.argv[i][0] == '-':
            if sys.argv[i] == "--help":
                printHelp()
                sys.exit(0)
            for j in range(1, len(sys.argv[i])):
                if sys.argv[i][j] == 'r':
                    funcOverride = 'random'
                    fOverride = True
                elif sys.argv[i][j] == 'a':
                    funcOverride = 'up'
                    fOverride = True
                elif sys.argv[i][j] == 'd':
                    funcOverride = 'down'
                    fOverride = True
                elif sys.argv[i][j] == 't':
                    scaleOverride = True
                elif sys.argv[i][j] == 'c':
                    clkOverride = True
                elif sys.argv[i][j] == 's':
                    rstOverride = True
                elif sys.argv[i][j] == 'f':
                    forOverride = True
            inputFile = sys.argv[i]
f = open(inputFile, 'r')
f.close() # Close the file
clk = "clk"
if clkOverride:
```

```
rst = ("rst", True)
if rstOverride:
    rst = getRst()
text = re.sub(re com, "", textC, flags=re.DOTALL)
moduleName = re.findall(re module name, text)[0]
params list = re.findall(re parameters, text)
paramsStr = ""
for par in params list:
    paramsStr += "\n\t" + par[0] + ";"
hasClk = False
hasRst = False
    varList = m[4].split(",") # Get variables list
        varTuple = [var.strip(), m[3].strip(), m[2], '']
        if not hasClk:
            hasClk = varTuple[0] == clk
```

```
if not hasRst:
                hasRst = varTuple[0] == rst[0]
            if(m[0] == "input"):
                if varTuple[0] != clk and varTuple[0] != rst[0]:
                    if fOverride:
                        varTuple[3] = funcOverride
                        varTuple[3] = displayMenu(varTuple)
                input dicc[varTuple[0]] = varTuple
            elif(m[0] == "output"):
                output dicc[varTuple[0]] = varTuple
                inout dicc[varTuple[0]] = varTuple
    if forOverride:
        forIt = selectForIterations()
    scale = "1ns/1ps"
    if scaleOverride:
    regStr = generateInputTb(input dicc, inout dicc)
    wireStr = generateOutputTb(output dicc)
    varInit = variableInit(input dicc, clk, rst)
    mainSequence = generateMainSequence(
        input dicc, forIt, clk, rst)
    tbName = inputFile[0:len(inputFile)-3]+" tb.sv"
    tb.write(getTBString(date time, moduleName, paramsStr, regStr,
mainSequence, scale, clk, rst))
    tb.close()
    print("Done")
```

### **Conclusions**

We present an auto-generated Testbench tool for Verilog that facilitates the elaboration of test benches for Verilog designs for further functional verification. As we can see, based on the example in Table 1, writing such Verilog testbenches could represent a time demanding task if manually input.

We try to think in all the different combinations of styles of programming in Verilog. For this, we use the tool regex to localize all the essential words. These are minor issues that can be solved with the complement of dictionaries.

The team managed to generate a collaborative synergy and we all got to learn new things and find better ways to code in Python.